Device driver for the built-in audio on Intel ICH, ICH0, ICH2,
and i440MX chipsets. Based on a driver by Michael Shalayeff, modified somewhat by me to use bus_dma properly, and fix some audio encoding emulation bugs. Thanks to Manuel Bouyer for testing and feedback.
This commit is contained in:
thorpej
parent
2eabb2676b
commit
443bd6369f
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,147 @@
|
|||
/* $NetBSD: auichreg.h,v 1.1 2000/11/28 05:12:29 thorpej Exp $ */
|
||||
|
||||
/*
|
||||
* Copyright (c) 2000 Michael Shalayeff
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
* 3. The name of the author may not be used to endorse or promote products
|
||||
* derived from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
||||
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
||||
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||||
* IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
|
||||
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
||||
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
||||
* SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
||||
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
|
||||
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
||||
* THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
* from OpenBSD: ich.c,v 1.3 2000/08/11 06:17:18 mickey Exp
|
||||
*/
|
||||
|
||||
#ifndef _DEV_PCI_AUICHREG_H_
|
||||
#define _DEV_PCI_AUICHREG_H_
|
||||
|
||||
/*
|
||||
* AC'97 audio found on Intel 810/820/440MX chipsets.
|
||||
* http://developer.intel.com/design/chipsets/datashts/290655.htm
|
||||
* http://developer.intel.com/design/chipsets/manuals/298028.htm
|
||||
*/
|
||||
|
||||
/* 12.1.10 NAMBAR - native audio mixer base address register */
|
||||
#define ICH_NAMBAR 0x10
|
||||
/* 12.1.11 NABMBAR - native audio bus mastering base address register */
|
||||
#define ICH_NABMBAR 0x14
|
||||
|
||||
/* table 12-3. native audio bus master control registers */
|
||||
#define ICH_BDBAR 0x00 /* 8-byte aligned address */
|
||||
#define ICH_CIV 0x04 /* 5 bits current index value */
|
||||
#define ICH_LVI 0x05 /* 5 bits last valid index value */
|
||||
#define ICH_LVI_MASK 0x1f
|
||||
#define ICH_STS 0x06 /* 16 bits status */
|
||||
#define ICH_FIFOE 0x10 /* fifo error */
|
||||
#define ICH_BCIS 0x08 /* r- buf cmplt int sts; wr ack */
|
||||
#define ICH_LVBCI 0x04 /* r- last valid bci, wr ack */
|
||||
#define ICH_CELV 0x02 /* current equals last valid */
|
||||
#define ICH_DCH 0x01 /* dma halted */
|
||||
#define ICH_ISTS_BITS "\020\01dch\02celv\03lvbci\04bcis\05fifoe"
|
||||
#define ICH_PICB 0x08 /* 16 bits */
|
||||
#define ICH_PIV 0x0a /* 5 bits prefetched index value */
|
||||
#define ICH_CTRL 0x0b /* control */
|
||||
#define ICH_IOCE 0x10 /* int on completion enable */
|
||||
#define ICH_FEIE 0x08 /* fifo error int enable */
|
||||
#define ICH_LVBIE 0x04 /* last valid buf int enable */
|
||||
#define ICH_RR 0x02 /* 1 - reset regs */
|
||||
#define ICH_RPBM 0x01 /* 1 - run, 0 - pause */
|
||||
|
||||
#define ICH_PCMI 0x00
|
||||
#define ICH_PCMO 0x10
|
||||
#define ICH_MICI 0x20
|
||||
|
||||
#define ICH_GCTRL 0x2c
|
||||
#define ICH_SRIE 0x20 /* int when 2ndary codec resume */
|
||||
#define ICH_PRIE 0x10 /* int when primary codec resume */
|
||||
#define ICH_ACLSO 0x08 /* aclink shut off */
|
||||
#define ICH_WRESET 0x04 /* warm reset */
|
||||
#define ICH_CRESET 0x02 /* cold reset */
|
||||
#define ICH_GIE 0x01 /* gpi int enable */
|
||||
#define ICH_GSTS 0x30
|
||||
#define ICH_MD3 0x20000 /* pwr-dn semaphore for modem */
|
||||
#define ICH_AD3 0x10000 /* pwr-dn semaphore for audio */
|
||||
#define ICH_RCS 0x08000 /* read completion status */
|
||||
#define ICH_B3S12 0x04000 /* bit 3 of slot 12 */
|
||||
#define ICH_B2S12 0x02000 /* bit 2 of slot 12 */
|
||||
#define ICH_B1S12 0x01000 /* bit 1 of slot 12 */
|
||||
#define ICH_SRI 0x00800 /* secondary resume int */
|
||||
#define ICH_PRI 0x00400 /* primary resume int */
|
||||
#define ICH_SCR 0x00200 /* secondary codec ready */
|
||||
#define ICH_PCR 0x00100 /* primary codec ready */
|
||||
#define ICH_MINT 0x00080 /* mic in int */
|
||||
#define ICH_POINT 0x00040 /* pcm out int */
|
||||
#define ICH_PIINT 0x00020 /* pcm in int */
|
||||
#define ICH_MOINT 0x00004 /* modem out int */
|
||||
#define ICH_MIINT 0x00002 /* modem in int */
|
||||
#define ICH_GSCI 0x00001 /* gpi status change */
|
||||
#define ICH_GSTS_BITS "\020\01gsci\02miict\03moint\06piint\07point\010mint\011pcr\012scr\013pri\014sri\015b1s12\016b2s12\017b3s12\020rcs\021ad3\022md3"
|
||||
#define ICH_CAS 0x34 /* 1/8 bit */
|
||||
#define ICH_SEMATIMO 1000 /* us */
|
||||
|
||||
#define ICH_MIXER_RESET 0x00
|
||||
#define ICH_MIXER_MUTE 0x02
|
||||
#define ICH_MIXER_HDFMUTE 0x04
|
||||
#define ICH_MIXER_MONOMUTE 0x06
|
||||
#define ICH_MIXER_TONE 0x08
|
||||
#define ICH_MIXER_BEEPMUTE 0x0a
|
||||
#define ICH_MIXER_PHONEMUTE 0x0c
|
||||
#define ICH_MIXER_MICMUTE 0x0e
|
||||
#define ICH_MIXER_LINEMUTE 0x10
|
||||
#define ICH_MIXER_CDMUTE 0x12
|
||||
#define ICH_MIXER_VDMUTE 0x14
|
||||
#define ICH_MIXER_AUXMUTE 0x16
|
||||
#define ICH_MIXER_PCMMUTE 0x18
|
||||
#define ICH_MIXER_RECSEL 0x1a
|
||||
#define ICH_MIXER_RECGAIN 0x1c
|
||||
#define ICH_MIXER_RECGAINMIC 0x1e
|
||||
#define ICH_MIXER_GP 0x20
|
||||
#define ICH_MIXER_3DCTRL 0x22
|
||||
#define ICH_MIXER_RESERVED 0x24
|
||||
#define ICH_PM 0x26
|
||||
#define ICH_PM_PCMI 0x100
|
||||
#define ICH_PM_PCMO 0x200
|
||||
#define ICH_PM_MICI 0x400
|
||||
#define ICH_EXTAUDIO 0x28
|
||||
#define ICH_EXTAUCTRL 0x2a
|
||||
#define ICH_PCMRATE 0x2c
|
||||
#define ICH_PCM3dRATE 0x2e
|
||||
#define ICH_PCMLFERATE 0x30
|
||||
#define ICH_PCMLRRATE 0x32
|
||||
#define ICH_MICADCRATE 0x34
|
||||
#define ICH_CLFEMUTE 0x36
|
||||
#define ICH_LR3DMUTE 0x38
|
||||
|
||||
/*
|
||||
* according to the dev/audiovar.h AU_RING_SIZE is 2^16, what fits
|
||||
* in our limits perfectly, i.e. setting it to higher value
|
||||
* in your kernel config would improve perfomance, still 2^21 is the max
|
||||
*/
|
||||
#define ICH_DMALIST_MAX 32
|
||||
#define ICH_DMASEG_MAX (65536*2) /* 64k samples, 2x16 bit samples */
|
||||
struct auich_dmalist {
|
||||
u_int32_t base;
|
||||
u_int32_t len;
|
||||
#define ICH_DMAF_IOC 0x80000000 /* 1-int on complete */
|
||||
#define ICH_DMAF_BUP 0x40000000 /* 0-retrans last, 1-transmit 0 */
|
||||
};
|
||||
|
||||
#endif /* _DEV_PCI_AUICHREG_H_ */
|
||||
|
|
@ -1,4 +1,4 @@
|
|||
# $NetBSD: files.pci,v 1.110 2000/11/26 17:44:06 ad Exp $
|
||||
# $NetBSD: files.pci,v 1.111 2000/11/28 05:12:29 thorpej Exp $
|
||||
#
|
||||
# Config file and device description for machine-independent PCI code.
|
||||
# Included by ports that need it. Requires that the SCSI files be
|
||||
|
|
@ -230,6 +230,11 @@ device eap: audio, auconv, mulaw, ac97, midibus
|
|||
attach eap at pci
|
||||
file dev/pci/eap.c eap
|
||||
|
||||
# Intel ICH AC'97 audio
|
||||
device auich: audio, auconv, mulaw, ac97
|
||||
attach auich at pci
|
||||
file dev/pci/auich.c auich
|
||||
|
||||
# VIA VT82C686A AC'97 Audio
|
||||
device auvia: audio, auconv, mulaw, ac97
|
||||
attach auvia at pci
|
||||
|
|
|
|||
Loading…
Reference in New Issue