Define the Pyxis interrupt request register.
This commit is contained in:
parent
3249813e11
commit
3cfb38c5d1
|
@ -1,4 +1,4 @@
|
|||
/* $NetBSD: ciareg.h,v 1.18 1998/06/04 01:18:22 thorpej Exp $ */
|
||||
/* $NetBSD: ciareg.h,v 1.19 1998/06/05 00:53:02 thorpej Exp $ */
|
||||
|
||||
/*
|
||||
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
|
||||
|
@ -71,6 +71,7 @@
|
|||
#define CIA_PCI_W3MASK 0x8760000740UL
|
||||
#define CIA_PCI_T3BASE 0x8760000780UL
|
||||
|
||||
#define PYXIS_INT_REQ 0x87a0000000UL
|
||||
#define PYXIS_INT_MASK 0x87a0000040UL
|
||||
#define PYXIS_GPO 0x87a0000180UL
|
||||
|
||||
|
|
Loading…
Reference in New Issue