Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Totally rewritten DEQNA device driver, that uses the bus.h interface

Browse Source 
instead. This almost doubled the receive speed of the interface :-)
This commit is contained in:
ragge 1999-06-20 00:04:47 +00:00
parent 1b5eb98937
commit 3ccbec3742
2 changed files with 649 additions and 886 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1466
sys/dev/qbus/if_qe.c
View File

File diff suppressed because it is too large Load Diff

41
sys/dev/qbus/if_qereg.h
View File

@ -1,4 +1,4 @@
/* $NetBSD: if_qereg.h,v 1.4 1999/06/06 19:27:06 ragge Exp $ */
/* $NetBSD: if_qereg.h,v 1.5 1999/06/20 00:04:47 ragge Exp $ */
/*
* Copyright (c) 1988 Regents of the University of California.
* All rights reserved.
@ -75,6 +75,7 @@
/*
* Digital Q-BUS to NI Adapter
*/
#ifdef notdef
struct qedevice {
u_short qe_sta_addr[2]; /* Station address (actually 6 */
u_short qe_rcvlist_lo; /* Receive list lo address */
@ -84,6 +85,19 @@ struct qedevice {
u_short qe_vector; /* Interrupt vector */
u_short qe_csr; /* Command and Status Register */
};
#endif
/*
* Register offsets in register space.
*/
#define QE_CSR_ADDR1 0
#define QE_CSR_ADDR2 2
#define QE_CSR_RCLL 4
#define QE_CSR_RCLH 6
#define QE_CSR_XMTL 8
#define QE_CSR_XMTH 10
#define QE_CSR_VECTOR 12
#define QE_CSR_CSR 14
/*
* Command and status bits (csr)
@ -116,20 +130,23 @@ struct qedevice {
*/
struct qe_ring {
u_short qe_flag; /* Buffer utilization flags */
u_short qe_addr_hi:6, /* Hi order bits of buffer addr */
qe_odd_begin:1, /* Odd byte begin and end (xmit)*/
qe_odd_end:1,
qe_fill1:4,
qe_setup:1, /* Setup packet */
qe_eomsg:1, /* End of message flag */
qe_chain:1, /* Chain address instead of buf */
qe_valid:1; /* Address field is valid */
u_short qe_addr_hi;
u_short qe_addr_lo; /* Low order bits of address */
short qe_buf_len; /* Negative buffer length */
u_short qe_status1; /* Status word one */
u_short qe_status2; /* Status word two */
};
/*
* High word address control bits.
*/
#define QE_VALID 0x8000
#define QE_CHAIN 0x4000
#define QE_EOMSG 0x2000
#define QE_SETUP 0x1000
#define QE_ODDEND 0x0080
#define QE_ODDBEGIN 0x0040
/*
* Status word definations (receive)
* word1
@ -174,6 +191,6 @@ struct qe_ring {
/*
* Values for the length of the setup packet that control reception filter.
*/
#define QE_SOMEMULTI 128 /* Receive up to 12 multicasts */
#define QE_ALLMULTI 129 /* Receive all multicasts */
#define QE_PROMISC 130 /* Receive all packets */
#define QE_SETUPLEN 128 /* Size of setup packet */
#define QE_ALLMULTI 1 /* Receive all multicasts */
#define QE_PROMISC 2 /* Receive all packets */