Add definition the HWUART (and NSSP).

This commit is contained in:
kiyohara 2006-12-10 12:46:48 +00:00
parent 74a405e314
commit 3871190271
3 changed files with 17 additions and 6 deletions

View File

@ -1,4 +1,4 @@
# $NetBSD: files.pxa2x0,v 1.9 2005/12/11 12:16:51 christos Exp $
# $NetBSD: files.pxa2x0,v 1.10 2006/12/10 12:46:48 kiyohara Exp $
#
# Configuration info for Intel PXA2[751]0 CPU support
#
@ -33,7 +33,8 @@ attach com at pxaip with pxauart
file arch/arm/xscale/pxa2x0_com.c pxauart
file arch/arm/xscale/pxa2x0_a4x_space.c pxauart | obio
file arch/arm/xscale/pxa2x0_a4x_io.S pxauart | obio
defflag opt_com.h FFUARTCONSOLE STUARTCONSOLE BTUARTCONSOLE
defflag opt_com.h FFUARTCONSOLE STUARTCONSOLE
BTUARTCONSOLE HWUARTCONSOLE
# clock device
# PXA2x0's built-in timer is compatible to SA-1110.

View File

@ -1,4 +1,4 @@
/* $NetBSD: pxa2x0_com.c,v 1.6 2006/07/13 22:56:00 gdamore Exp $ */
/* $NetBSD: pxa2x0_com.c,v 1.7 2006/12/10 12:46:48 kiyohara Exp $ */
/*
* Copyright 2003 Wasabi Systems, Inc.
@ -36,7 +36,7 @@
*/
#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: pxa2x0_com.c,v 1.6 2006/07/13 22:56:00 gdamore Exp $");
__KERNEL_RCSID(0, "$NetBSD: pxa2x0_com.c,v 1.7 2006/12/10 12:46:48 kiyohara Exp $");
#include "opt_com.h"
@ -90,6 +90,11 @@ pxauart_match(struct device *parent, struct cfdata *cf, void *aux)
return (0);
break;
case PXA2X0_HWUART_BASE:
if (pxa->pxa_intr != PXA2X0_INT_HWUART)
return (0);
break;
default:
return (0);
}

View File

@ -1,4 +1,4 @@
/* $NetBSD: pxa2x0reg.h,v 1.10 2006/11/25 16:48:31 christos Exp $ */
/* $NetBSD: pxa2x0reg.h,v 1.11 2006/12/10 12:46:48 kiyohara Exp $ */
/*
* Copyright (c) 2002 Genetec Corporation. All rights reserved.
@ -111,6 +111,7 @@
#define PXA2X0_MMC_SIZE 0x48
#define PXA2X0_CLKMAN_BASE 0x41300000 /* Clock Manager */
#define PXA2X0_CLKMAN_SIZE 12
#define PXA2X0_HWUART_BASE 0x41600000 /* Hardware UART */
#define PXA2X0_LCDC_BASE 0x44000000 /* LCD Controller */
#define PXA2X0_LCDC_SIZE 0x220
#define PXA2X0_MEMCTL_BASE 0x48000000 /* Memory Controller */
@ -129,12 +130,13 @@
/* width of interrupt controller */
#define ICU_LEN 32 /* but [0..7,15,16] is not used */
#define ICU_INT_HWMASK 0xffffff00
#define PXA250_IRQ_MIN 8 /* 0..7 are not used by integrated
#define PXA250_IRQ_MIN 7 /* 0..6 are not used by integrated
peripherals */
#define PXA270_IRQ_MIN 0
#define PXA2X0_INT_USBH1 3 /* USB host (OHCI) */
#define PXA2X0_INT_HWUART 7
#define PXA2X0_INT_GPIO0 8
#define PXA2X0_INT_GPIO1 9
#define PXA2X0_INT_GPION 10 /* irq from GPIO[2..80] */
@ -142,6 +144,7 @@
#define PXA2X0_INT_PMU 12
#define PXA2X0_INT_I2S 13
#define PXA2X0_INT_AC97 14
#define PXA2X0_INT_NSSP 16
#define PXA2X0_INT_LCD 17
#define PXA2X0_INT_I2C 18
#define PXA2X0_INT_ICP 19
@ -255,10 +258,12 @@ struct pxa2x0_dma_desc {
#define CKEN_PWM1 (1<<1)
#define CKEN_AC97 (1<<2)
#define CKEN_SSP (1<<3)
#define CKEN_HWUART (1<<4)
#define CKEN_STUART (1<<5)
#define CKEN_FFUART (1<<6)
#define CKEN_BTUART (1<<7)
#define CKEN_I2S (1<<8)
#define CKEN_NSSP (1<<9)
#define CKEN_USBH (1<<10)
#define CKEN_USB (1<<11)
#define CKEN_MMC (1<<12)