Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Define a couple more framebuffer control bits.

This commit is contained in:
pk 1996-02-27 00:09:23 +00:00
parent 188cda224f
commit 2fe54615fb
1 changed files with 58 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

59
sys/arch/sparc/dev/btreg.h
View File

@ -1,4 +1,4 @@
/* $NetBSD: btreg.h,v 1.2 1994/11/20 20:51:55 deraadt Exp $ */
/* $NetBSD: btreg.h,v 1.3 1996/02/27 00:09:23 pk Exp $ */
/*
* Copyright (c) 1993
@ -78,3 +78,60 @@ struct bt_regs {
u_int bt_ctrl; /* control register */
u_int bt_omap; /* overlay (cursor) map register */
};
#define BT_INIT(bt) do { /* whatever this means.. */ \
(bt)->bt_addr = 0x06; /* command reg */ \
(bt)->bt_ctrl = 0x73; /* overlay plane */ \
(bt)->bt_addr = 0x04; /* read mask */ \
(bt)->bt_ctrl = 0xff; /* color planes */ \
} while(0)
#define BT_UNBLANK(bt, x) do { \
/* restore color 0 (and R of color 1) */ \
(bt)->bt_addr = 0; \
(bt)->bt_cmap = (x); \
/* restore read mask */ \
BT_INIT(bt); \
} while(0)
#define BT_BLANK(bt) do { \
(bt)->bt_addr = 0x06; /* command reg */ \
(bt)->bt_ctrl = 0x70; /* overlay plane */ \
(bt)->bt_addr = 0x04; /* read mask */ \
(bt)->bt_ctrl = 0x00; /* color planes */ \
/* Set color 0 to black -- note that this overwrites R of color 1. */\
(bt)->bt_addr = 0; \
(bt)->bt_cmap = 0; \
/* restore read mask */ \
BT_INIT(bt); \
} while(0)
/*
* Sbus framebuffer control look like this (usually at offset 0x400000).
*/
struct fbcontrol {
struct bt_regs fbc_dac;
u_char fbc_ctrl;
u_char fbc_status;
u_char fbc_cursor_start;
u_char fbc_cursor_end;
u_char fbc_vcontrol[12]; /* 12 bytes of video timing goo */
};
/* fbc_ctrl bits: */
#define FBC_IENAB 0x80 /* Interrupt enable */
#define FBC_VENAB 0x40 /* Video enable */
#define FBC_TIMING 0x20 /* Master timing enable */
#define FBC_CURSOR 0x10 /* Cursor compare enable */
#define FBC_XTALMSK 0x0c /* Xtal select (0,1,2,test) */
#define FBC_DIVMSK 0x03 /* Divisor (1,2,3,4) */
/* fbc_status bits: */
#define FBS_INTR 0x80 /* Interrupt pending */
#define FBS_MSENSE 0x70 /* Monitor sense mask */
#define FBS_1024X768 0x10
#define FBS_1152X900 0x30
#define FBS_1280X1024 0x40
#define FBS_1600X1280 0x50
#define FBS_ID_MASK 0x0f /* ID mask */
#define FBS_ID_COLOR 0x01
#define FBS_ID_MONO 0x02
#define FBS_ID_MONO_ECL 0x03 /* ? */