Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Nuke a redundant cache clean in pmap_enter() (from Neil Carson).

This commit is contained in:
mark 1998-07-07 01:18:47 +00:00
parent 2194175b24
commit 2abb91b62a
1 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
sys/arch/arm32/arm32/pmap.c
View File

@ -1,4 +1,4 @@
/* $NetBSD: pmap.c,v 1.25 1998/07/06 02:40:43 mark Exp $ */ /* $NetBSD: pmap.c,v 1.26 1998/07/07 01:18:47 mark Exp $ */
/* /*
* Copyright (c) 1994-1998 Mark Brinicombe. * Copyright (c) 1994-1998 Mark Brinicombe.
@ -2006,10 +2006,8 @@ pmap_nightmare(pmap, pv, va, prot)
} }
} }
if (entries > 1) { if (entries > 1) {
#ifdef PORTMASTER
/* printf("pmap_nightmare: e=%d w=%d p=%d c=%d va=%lx [", /* printf("pmap_nightmare: e=%d w=%d p=%d c=%d va=%lx [",
entries, writeable, (prot & VM_PROT_WRITE), cacheable, va);*/ entries, writeable, (prot & VM_PROT_WRITE), cacheable, va);*/
#endif
for (npv = pv; npv; npv = npv->pv_next) { for (npv = pv; npv; npv = npv->pv_next) {
/* Count mappings in the same pmap */ /* Count mappings in the same pmap */
if (pmap == npv->pv_pmap) { if (pmap == npv->pv_pmap) {
@ -2031,11 +2029,9 @@ pmap_nightmare(pmap, pv, va, prot)
} else { } else {
if ((prot & VM_PROT_WRITE) == 0) if ((prot & VM_PROT_WRITE) == 0)
cacheable = PT_C; cacheable = PT_C;
#ifdef PORTMASTER
/* if (cacheable == 0) /* if (cacheable == 0)
printf("pmap_nightmare: w=%d p=%d va=%lx c=%d\n", printf("pmap_nightmare: w=%d p=%d va=%lx c=%d\n",
writeable, (prot & VM_PROT_WRITE), va, cacheable);*/ writeable, (prot & VM_PROT_WRITE), va, cacheable);*/
#endif
} }
return(cacheable); return(cacheable);
} }
@ -2071,10 +2067,8 @@ pmap_nightmare1(pmap, pv, va, prot, cacheable)
} }
} }
if (entries > 1) { if (entries > 1) {
#ifdef PORTMASTER
/* printf("pmap_nightmare1: e=%d w=%d p=%d c=%d va=%lx [", /* printf("pmap_nightmare1: e=%d w=%d p=%d c=%d va=%lx [",
entries, writeable, (prot & VM_PROT_WRITE), cacheable, va);*/ entries, writeable, (prot & VM_PROT_WRITE), cacheable, va);*/
#endif
for (npv = pv; npv; npv = npv->pv_next) { for (npv = pv; npv; npv = npv->pv_next) {
/* Count mappings in the same pmap */ /* Count mappings in the same pmap */
if (pmap == npv->pv_pmap) { if (pmap == npv->pv_pmap) {
@ -2275,7 +2269,6 @@ pmap_enter(pmap, va, pa, prot, wired)
} }
} else { } else {
/* pte is not valid so we must be hooking in a new page */ /* pte is not valid so we must be hooking in a new page */
cpu_cache_purgeID_rng(va, NBPG);
++pmap->pm_stats.resident_count; ++pmap->pm_stats.resident_count;
if (wired) if (wired)