Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Remove unnecessary cache flushes.

Browse Source 
FP regs are stored in memory from a pool which is direct mapped and
therefore available in virtual and physical modes.
This commit is contained in:
skrll 2012-04-06 13:09:32 +00:00
parent 2f65c48678
commit 226cdf1d97
1 changed files with 1 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
sys/arch/hppa/hppa/trap.S
View File

@ -1,4 +1,4 @@
/* $NetBSD: trap.S,v 1.66 2012/04/06 12:21:59 skrll Exp $ */
/* $NetBSD: trap.S,v 1.67 2012/04/06 13:09:32 skrll Exp $ */
/*-
* Copyright (c) 2002 The NetBSD Foundation, Inc.
@ -1094,19 +1094,6 @@ ALTENTRY(hppa_fpu_swap)
fstds,ma %fr30, 8(%arg0)
fstds %fr31, 0(%arg0)
ldo -248(%arg0), %arg0
ldil L%dcache_stride, %r1
ldw R%dcache_stride(%r1), %r1
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
fdc,m %r1(%arg0)
sync
L$fpu_swap_in:
/*
@ -1160,18 +1147,6 @@ L$fpu_swap_in:
fldds,ma -8(%arg1), %fr1
fldds 0(%arg1), %fr0 /* fr0 must be restored last */
ldil L%dcache_stride, %r1
ldw R%dcache_stride(%r1), %r1
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
fdc,m %r1(%arg1)
sync
L$fpu_swap_done:
/* Increment the switch count and return. */