Aren
/
NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Patch from Richard Earnshaw: 

Add some calls to drain the write buffers -- these are particularly
important when we are trying to synchronize I$ and D$.
This commit is contained in:
bjh21 2001-03-09 16:24:51 +00:00
parent 5a6e5a05e3
commit 1f9f430e03
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
sys/arch/arm32/arm32/cpufunc_asm.S
View File

@ -1,4 +1,4 @@
/* $NetBSD: cpufunc_asm.S,v 1.11 2001/03/09 16:17:19 bjh21 Exp $ */
/* $NetBSD: cpufunc_asm.S,v 1.12 2001/03/09 16:24:51 bjh21 Exp $ */
/*
* arm8 support code Copyright (c) 1997 ARM Limited
@ -521,6 +521,7 @@ Lsa110_cache_cleanD_loop:
subs r1, r1, #32
bne Lsa110_cache_cleanD_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
#ifdef CACHE_CLEAN_BLOCK_INTR
msr cpsr_all , r3
#else
@ -550,6 +551,7 @@ Lsa110_cache_purgeID_loop:
subs r1, r1, #32
bne Lsa110_cache_purgeID_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c5, 0 /* flush I cache (D flushed above) */
#ifdef CACHE_CLEAN_BLOCK_INTR
msr cpsr_all , r3
@ -579,6 +581,7 @@ Lsa110_cache_purgeD_loop:
subs r1, r1, #32
bne Lsa110_cache_purgeD_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
#ifdef CACHE_CLEAN_BLOCK_INTR
msr cpsr_all , r3
#else
@ -588,12 +591,14 @@ Lsa110_cache_purgeD_loop:
ENTRY(sa110_cache_purgeID_E)
mcr 15, 0, r0, c7, c10, 1 /* clean dcache entry */
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c5, 0 /* flush I cache */
mcr 15, 0, r0, c7, c6, 1 /* flush D cache single entry */
mov pc, lr
ENTRY(sa110_cache_purgeD_E)
mcr 15, 0, r0, c7, c10, 1 /* clean dcache entry */
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c6, 1 /* flush D cache single entry */
mov pc, lr
#endif /* CPU_SA110 */
@ -634,6 +639,7 @@ Lsa110_cache_syncI_loop:
subs r1, r1, #32
bne Lsa110_cache_syncI_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c5, 0 /* flush I cache */
#ifdef CACHE_CLEAN_BLOCK_INTR
msr cpsr_all , r3
@ -657,6 +663,7 @@ sa110_cache_cleanD_rng_loop:
subs r1, r1, #32
bpl sa110_cache_cleanD_rng_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mov pc, lr
ENTRY(sa110_cache_purgeID_rng)
@ -674,6 +681,7 @@ sa110_cache_purgeID_rng_loop:
subs r1, r1, #32
bpl sa110_cache_purgeID_rng_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c5, 0 /* flush I cache */
mov pc, lr
@ -693,6 +701,7 @@ sa110_cache_purgeD_rng_loop:
subs r1, r1, #32
bpl sa110_cache_purgeD_rng_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mov pc, lr
ENTRY(sa110_cache_syncI_rng)
@ -709,6 +718,7 @@ sa110_cache_syncI_rng_loop:
subs r1, r1, #32
bpl sa110_cache_syncI_rng_loop
mcr 15, 0, r0, c7, c10, 4 /* drain write buffer */
mcr 15, 0, r0, c7, c5, 0 /* flush I cache */
mov pc, lr