Aren/NetBSD
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[R3900/R3920] sync with

Browse Source 
| Module Name:	syssrc
 | Committed By:	nisimura
 | Date:		Sat Sep 16 07:20:17 UTC 2000
This commit is contained in:
uch 2000-09-18 18:17:32 +00:00
parent 35dc9595d6
commit 0500ddb633
2 changed files with 17 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
sys/arch/mips/mips/locore_mips1.S
View File

@ -1,4 +1,4 @@
/* $NetBSD: locore_mips1.S,v 1.43 2000/09/16 04:54:44 nisimura Exp $ */
/* $NetBSD: locore_mips1.S,v 1.44 2000/09/18 18:17:32 uch Exp $ */
/*
* Copyright (c) 1992, 1993
@ -1248,27 +1248,31 @@ END(mips1_wbflush)
*/
/*
* void mips1_ConfigCache(void)
* int mips1_icsize() R3900/R3920 special
*/
LEAF(mips1_ConfigCache)
LEAF(mips1_icsize)
mfc0 t0, R3900_COP_0_CONFIG
li t1, R3900_CONFIG_ICS_MASK
and t1, t1, t0
srl t1, t1, R3900_CONFIG_ICS_SHIFT
li t2, R3900_C_SIZE_MIN
sllv t1, t2, t1
sw t1, _C_LABEL(mips_L1ICacheSize)
j ra
move v0, t1
END(mips1_icsize)
/*
* int mips1_dcsize() R3900/R3920 special
*/
LEAF(mips1_dcsize)
li t1, R3900_CONFIG_DCS_MASK
and t1, t1, t0
srl t1, t1, R3900_CONFIG_DCS_SHIFT
li t2, R3900_C_SIZE_MIN
sllv t1, t2, t1
sw t1, _C_LABEL(mips_L1DCacheSize)
j ra
nop
END(mips1_ConfigCache)
j ra
move v0, t1
END(mips1_dcsize)
/*
* void mips1_FlushDCache(vaddr_t addr, vsize_t len)

7
sys/arch/mips/mips/mips_machdep.c
View File

@ -1,4 +1,4 @@
/* $NetBSD: mips_machdep.c,v 1.102 2000/09/16 07:20:16 nisimura Exp $ */
/* $NetBSD: mips_machdep.c,v 1.103 2000/09/18 18:17:32 uch Exp $ */
/*-
* Copyright (c) 1998 The NetBSD Foundation, Inc.
@ -52,7 +52,7 @@
#include <sys/cdefs.h> /* RCS ID & Copyright macro defns */
__KERNEL_RCSID(0, "$NetBSD: mips_machdep.c,v 1.102 2000/09/16 07:20:16 nisimura Exp $");
__KERNEL_RCSID(0, "$NetBSD: mips_machdep.c,v 1.103 2000/09/18 18:17:32 uch Exp $");
#include "opt_compat_netbsd.h"
#include "opt_compat_ultrix.h"
@ -375,7 +375,8 @@ mips_vector_init()
mips_L1DCacheLSize = 16;
break;
}
mips1_ConfigCache();
mips_L1ICacheSize = mips1_icsize();
mips_L1DCacheSize = mips1_dcsize();
break;
#endif /* ENABLE_MIPS_TX3900 */
#endif /* MIPS1 */