2004-05-26 00:42:40 +04:00
|
|
|
/* $NetBSD: wdc_upc.c,v 1.16 2004/05/25 20:42:41 thorpej Exp $ */
|
2000-08-17 03:56:08 +04:00
|
|
|
/*-
|
|
|
|
* Copyright (c) 2000 Ben Harris
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. The name of the author may not be used to endorse or promote products
|
|
|
|
* derived from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
|
|
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
|
|
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
|
|
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
/* This file is part of NetBSD/arm26 -- a port of NetBSD to ARM2/3 machines. */
|
|
|
|
|
2001-11-13 16:14:31 +03:00
|
|
|
#include <sys/cdefs.h>
|
2004-05-26 00:42:40 +04:00
|
|
|
__KERNEL_RCSID(0, "$NetBSD: wdc_upc.c,v 1.16 2004/05/25 20:42:41 thorpej Exp $");
|
2000-08-17 03:56:08 +04:00
|
|
|
|
2001-11-13 16:14:31 +03:00
|
|
|
#include <sys/param.h>
|
2000-08-17 03:56:08 +04:00
|
|
|
#include <sys/device.h>
|
|
|
|
#include <sys/malloc.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
|
|
|
|
#include <machine/bus.h>
|
|
|
|
#include <machine/intr.h>
|
|
|
|
|
|
|
|
#include <dev/ata/atavar.h> /* XXX needed by wdcvar.h */
|
|
|
|
|
|
|
|
#include <dev/ic/upcvar.h>
|
There are some cards that map the ATA control and IDE DMA registers
in a different fashion. Individually, they have the same functionality,
but their layout is different. An example of such a chipset is
the Promise 203xx.
To be able to deal with this, transform the cmd and dma bus_space handles
into an array of handles, each seperately created with bus_space_subregion.
The code generated by using the extra indirection shouldn't change much,
since the extra indirection is negated by having the offset calculation
already done in bus_space_subregion. E.g.
bus_space_write_4(tag, handle, offset, value)
becomes
bus_space_write_4(tag, handles[offset], 0, value)
Reviewed by Manuel Bouyer. Tested on wdc_isa, wdc_pcmcia, viaide, piixide (i386)
and on cmdide (sparc64).
2003-11-28 02:02:40 +03:00
|
|
|
#include <dev/ic/wdcreg.h>
|
2000-08-17 03:56:08 +04:00
|
|
|
#include <dev/ic/wdcvar.h>
|
|
|
|
|
|
|
|
static int wdc_upc_match(struct device *, struct cfdata *, void *);
|
|
|
|
static void wdc_upc_attach(struct device *, struct device *, void *);
|
|
|
|
|
|
|
|
struct wdc_upc_softc {
|
|
|
|
struct wdc_softc sc_wdc;
|
2004-01-03 04:50:52 +03:00
|
|
|
struct wdc_channel *sc_chanlist[1];
|
|
|
|
struct wdc_channel sc_channel;
|
2004-01-01 20:18:53 +03:00
|
|
|
struct ata_queue sc_chqueue;
|
2000-08-17 03:56:08 +04:00
|
|
|
};
|
|
|
|
|
2002-10-01 01:17:57 +04:00
|
|
|
CFATTACH_DECL(wdc_upc, sizeof(struct wdc_upc_softc),
|
2002-10-02 20:33:28 +04:00
|
|
|
wdc_upc_match, wdc_upc_attach, NULL, NULL);
|
2000-08-17 03:56:08 +04:00
|
|
|
|
|
|
|
static int
|
|
|
|
wdc_upc_match(struct device *parent, struct cfdata *cf, void *aux)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* upc_submatch does it all anyway */
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
wdc_upc_attach(struct device *parent, struct device *self, void *aux)
|
|
|
|
{
|
|
|
|
struct wdc_upc_softc *sc = (struct wdc_upc_softc *)self;
|
|
|
|
struct upc_attach_args *ua = aux;
|
There are some cards that map the ATA control and IDE DMA registers
in a different fashion. Individually, they have the same functionality,
but their layout is different. An example of such a chipset is
the Promise 203xx.
To be able to deal with this, transform the cmd and dma bus_space handles
into an array of handles, each seperately created with bus_space_subregion.
The code generated by using the extra indirection shouldn't change much,
since the extra indirection is negated by having the offset calculation
already done in bus_space_subregion. E.g.
bus_space_write_4(tag, handle, offset, value)
becomes
bus_space_write_4(tag, handles[offset], 0, value)
Reviewed by Manuel Bouyer. Tested on wdc_isa, wdc_pcmcia, viaide, piixide (i386)
and on cmdide (sparc64).
2003-11-28 02:02:40 +03:00
|
|
|
int i;
|
2000-08-17 03:56:08 +04:00
|
|
|
|
|
|
|
sc->sc_wdc.cap = WDC_CAPABILITY_DATA16;
|
|
|
|
sc->sc_wdc.PIO_cap = 1; /* XXX ??? */
|
|
|
|
sc->sc_wdc.DMA_cap = 0;
|
|
|
|
sc->sc_wdc.UDMA_cap = 0;
|
|
|
|
sc->sc_wdc.nchannels = 1;
|
2003-12-30 23:20:21 +03:00
|
|
|
sc->sc_chanlist[0] = &sc->sc_channel;
|
|
|
|
sc->sc_wdc.channels = sc->sc_chanlist;
|
2000-08-17 03:56:08 +04:00
|
|
|
sc->sc_channel.cmd_iot = ua->ua_iot;
|
There are some cards that map the ATA control and IDE DMA registers
in a different fashion. Individually, they have the same functionality,
but their layout is different. An example of such a chipset is
the Promise 203xx.
To be able to deal with this, transform the cmd and dma bus_space handles
into an array of handles, each seperately created with bus_space_subregion.
The code generated by using the extra indirection shouldn't change much,
since the extra indirection is negated by having the offset calculation
already done in bus_space_subregion. E.g.
bus_space_write_4(tag, handle, offset, value)
becomes
bus_space_write_4(tag, handles[offset], 0, value)
Reviewed by Manuel Bouyer. Tested on wdc_isa, wdc_pcmcia, viaide, piixide (i386)
and on cmdide (sparc64).
2003-11-28 02:02:40 +03:00
|
|
|
sc->sc_channel.cmd_baseioh = ua->ua_ioh;
|
2000-08-17 03:56:08 +04:00
|
|
|
sc->sc_channel.ctl_iot = ua->ua_iot;
|
|
|
|
sc->sc_channel.ctl_ioh = ua->ua_ioh2;
|
2004-01-04 01:56:52 +03:00
|
|
|
sc->sc_channel.ch_channel = 0;
|
|
|
|
sc->sc_channel.ch_wdc = &sc->sc_wdc;
|
2003-12-30 23:20:21 +03:00
|
|
|
sc->sc_channel.ch_queue = &sc->sc_chqueue;
|
There are some cards that map the ATA control and IDE DMA registers
in a different fashion. Individually, they have the same functionality,
but their layout is different. An example of such a chipset is
the Promise 203xx.
To be able to deal with this, transform the cmd and dma bus_space handles
into an array of handles, each seperately created with bus_space_subregion.
The code generated by using the extra indirection shouldn't change much,
since the extra indirection is negated by having the offset calculation
already done in bus_space_subregion. E.g.
bus_space_write_4(tag, handle, offset, value)
becomes
bus_space_write_4(tag, handles[offset], 0, value)
Reviewed by Manuel Bouyer. Tested on wdc_isa, wdc_pcmcia, viaide, piixide (i386)
and on cmdide (sparc64).
2003-11-28 02:02:40 +03:00
|
|
|
for (i = 0; i < WDC_NREG; i++) {
|
|
|
|
if (bus_space_subregion(ua->ua_iot, ua->ua_ioh, i,
|
|
|
|
i == 0 ? 4 : 1, &sc->sc_channel.cmd_iohs[i]) != 0) {
|
|
|
|
aprint_error("%s: can't subregion I/O space\n",
|
|
|
|
sc->sc_wdc.sc_dev.dv_xname);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
2004-05-26 00:42:40 +04:00
|
|
|
wdc_init_shadow_regs(&sc->sc_channel);
|
2000-08-17 03:56:08 +04:00
|
|
|
|
|
|
|
upc_intr_establish(ua->ua_irqhandle, IPL_BIO, wdcintr,
|
|
|
|
&sc->sc_channel);
|
2003-09-20 01:35:56 +04:00
|
|
|
|
2003-11-01 00:25:09 +03:00
|
|
|
aprint_normal("\n");
|
|
|
|
aprint_naive("\n");
|
2003-09-20 01:35:56 +04:00
|
|
|
|
2003-10-08 14:58:12 +04:00
|
|
|
wdcattach(&sc->sc_channel);
|
2000-08-17 03:56:08 +04:00
|
|
|
}
|