NetBSD/sys/arch/alpha/pci/pcs_bus_mem_common.c

293 lines
6.6 KiB
C
Raw Normal View History

/* $NetBSD: pcs_bus_mem_common.c,v 1.1 1996/04/12 04:35:01 cgd Exp $ */
/*
* Copyright (c) 1995, 1996 Carnegie-Mellon University.
* All rights reserved.
*
* Author: Chris G. Demetriou
*
* Permission to use, copy, modify and distribute this software and
* its documentation is hereby granted, provided that both the copyright
* notice and this permission notice appear in all copies of the
* software, derivative works or modified versions, and any portions
* thereof, and that both notices appear in supporting documentation.
*
* CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
* CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
* FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
*
* Carnegie Mellon requests users of this software to return to
*
* Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU
* School of Computer Science
* Carnegie Mellon University
* Pittsburgh PA 15213-3890
*
* any improvements or extensions that they make and grant Carnegie the
* rights to redistribute these changes.
*/
/*
* Common PCI Chipset "bus I/O" functions, for chipsets which have to
* deal with only a single PCI interface chip in a machine.
*
* uses:
* CHIP name of the 'chip' it's being compiled for.
* CHIP_D_MEM_BASE Dense Mem space base to use.
* CHIP_S_MEM_BASE Sparse Mem space base to use.
*/
#define __C(A,B) __CONCAT(A,B)
int __C(CHIP,_mem_map) __P((void *, bus_mem_addr_t, bus_mem_size_t,
int, bus_mem_handle_t *));
void __C(CHIP,_mem_unmap) __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int8_t __C(CHIP,_mem_read_1) __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int16_t __C(CHIP,_mem_read_2) __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int32_t __C(CHIP,_mem_read_4) __P((void *, bus_mem_handle_t,
bus_mem_size_t));
u_int64_t __C(CHIP,_mem_read_8) __P((void *, bus_mem_handle_t,
bus_mem_size_t));
void __C(CHIP,_mem_write_1) __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int8_t));
void __C(CHIP,_mem_write_2) __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int16_t));
void __C(CHIP,_mem_write_4) __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int32_t));
void __C(CHIP,_mem_write_8) __P((void *, bus_mem_handle_t,
bus_mem_size_t, u_int64_t));
void
__C(CHIP,_bus_mem_init)(bc, memv)
bus_chipset_tag_t bc;
void *memv;
{
bc->bc_m_v = memv;
bc->bc_m_map = __C(CHIP,_mem_map);
bc->bc_m_unmap = __C(CHIP,_mem_unmap);
bc->bc_mr1 = __C(CHIP,_mem_read_1);
bc->bc_mr2 = __C(CHIP,_mem_read_2);
bc->bc_mr4 = __C(CHIP,_mem_read_4);
bc->bc_mr8 = __C(CHIP,_mem_read_8);
bc->bc_mw1 = __C(CHIP,_mem_write_1);
bc->bc_mw2 = __C(CHIP,_mem_write_2);
bc->bc_mw4 = __C(CHIP,_mem_write_4);
bc->bc_mw8 = __C(CHIP,_mem_write_8);
}
int
__C(CHIP,_mem_map)(v, memaddr, memsize, cacheable, memhp)
void *v;
bus_mem_addr_t memaddr;
bus_mem_size_t memsize;
int cacheable;
bus_mem_handle_t *memhp;
{
if (cacheable)
*memhp = phystok0seg(CHIP_D_MEM_BASE + (memaddr & 0xffffffff));
else
*memhp = (phystok0seg(CHIP_S_MEM_BASE) >> 5) +
(memaddr & 0x7ffffff);
return (0);
}
void
__C(CHIP,_mem_unmap)(v, memh, memsize)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t memsize;
{
/* XXX nothing to do. */
}
u_int8_t
__C(CHIP,_mem_read_1)(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, val;
register u_int8_t rval;
register int offset;
wbflush();
if ((memh >> 63) != 0)
return (*(u_int8_t *)(memh + off));
tmpmemh = memh + off;
offset = tmpmemh & 3;
port = (u_int32_t *)((tmpmemh << 5) | (0 << 3));
val = *port;
rval = ((val) >> (8 * offset)) & 0xff;
return rval;
}
u_int16_t
__C(CHIP,_mem_read_2)(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, val;
register u_int16_t rval;
register int offset;
wbflush();
if ((memh >> 63) != 0)
return (*(u_int16_t *)(memh + off));
tmpmemh = memh + off;
offset = tmpmemh & 3;
port = (u_int32_t *)((tmpmemh << 5) | (1 << 3));
val = *port;
rval = ((val) >> (8 * offset)) & 0xffff;
return rval;
}
u_int32_t
__C(CHIP,_mem_read_4)(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, val;
register u_int32_t rval;
register int offset;
wbflush();
if ((memh >> 63) != 0)
return (*(u_int32_t *)(memh + off));
tmpmemh = memh + off;
offset = tmpmemh & 3;
port = (u_int32_t *)((tmpmemh << 5) | (3 << 3));
val = *port;
#if 0
rval = ((val) >> (8 * offset)) & 0xffffffff;
#else
rval = val;
#endif
return rval;
}
u_int64_t
__C(CHIP,_mem_read_8)(v, memh, off)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
{
wbflush();
if ((memh >> 63) != 0)
return (*(u_int64_t *)(memh + off));
/* XXX XXX XXX */
panic("%s not implemented\n", __STRING(__C(CHIP,_mem_read_8)));
}
void
__C(CHIP,_mem_write_1)(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int8_t val;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, nval;
register int offset;
if ((memh >> 63) != 0)
(*(u_int8_t *)(memh + off)) = val;
else {
tmpmemh = memh + off;
offset = tmpmemh & 3;
nval = val << (8 * offset);
port = (u_int32_t *)((tmpmemh << 5) | (0 << 3));
*port = nval;
}
wbflush();
}
void
__C(CHIP,_mem_write_2)(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int16_t val;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, nval;
register int offset;
if ((memh >> 63) != 0)
(*(u_int16_t *)(memh + off)) = val;
else {
tmpmemh = memh + off;
offset = tmpmemh & 3;
nval = val << (8 * offset);
port = (u_int32_t *)((tmpmemh << 5) | (1 << 3));
*port = nval;
}
wbflush();
}
void
__C(CHIP,_mem_write_4)(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int32_t val;
{
register bus_mem_handle_t tmpmemh;
register u_int32_t *port, nval;
register int offset;
if ((memh >> 63) != 0)
(*(u_int32_t *)(memh + off)) = val;
else {
tmpmemh = memh + off;
offset = tmpmemh & 3;
nval = val /*<< (8 * offset)*/;
port = (u_int32_t *)((tmpmemh << 5) | (3 << 3));
*port = nval;
}
wbflush();
}
void
__C(CHIP,_mem_write_8)(v, memh, off, val)
void *v;
bus_mem_handle_t memh;
bus_mem_size_t off;
u_int64_t val;
{
if ((memh >> 63) != 0)
(*(u_int64_t *)(memh + off)) = val;
else {
/* XXX XXX XXX */
panic("%s not implemented\n",
__STRING(__C(CHIP,_mem_write_8)));
}
wbflush();
}