2000-05-19 17:42:29 +04:00
|
|
|
/* $NetBSD: if_rtk_pci.c,v 1.3 2000/05/19 13:42:30 tsutsui Exp $ */
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Copyright (c) 1997, 1998
|
|
|
|
* Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by Bill Paul.
|
|
|
|
* 4. Neither the name of the author nor the names of any co-contributors
|
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
|
|
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
|
|
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
|
|
|
|
* THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
* FreeBSD Id: if_rl.c,v 1.17 1999/06/19 20:17:37 wpaul Exp
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* RealTek 8129/8139 PCI NIC driver
|
|
|
|
*
|
|
|
|
* Supports several extremely cheap PCI 10/100 adapters based on
|
|
|
|
* the RealTek chipset. Datasheets can be obtained from
|
|
|
|
* www.realtek.com.tw.
|
|
|
|
*
|
|
|
|
* Written by Bill Paul <wpaul@ctr.columbia.edu>
|
|
|
|
* Electrical Engineering Department
|
|
|
|
* Columbia University, New York City
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The RealTek 8139 PCI NIC redefines the meaning of 'low end.' This is
|
|
|
|
* probably the worst PCI ethernet controller ever made, with the possible
|
|
|
|
* exception of the FEAST chip made by SMC. The 8139 supports bus-master
|
|
|
|
* DMA, but it has a terrible interface that nullifies any performance
|
|
|
|
* gains that bus-master DMA usually offers.
|
|
|
|
*
|
|
|
|
* For transmission, the chip offers a series of four TX descriptor
|
|
|
|
* registers. Each transmit frame must be in a contiguous buffer, aligned
|
|
|
|
* on a longword (32-bit) boundary. This means we almost always have to
|
|
|
|
* do mbuf copies in order to transmit a frame, except in the unlikely
|
|
|
|
* case where a) the packet fits into a single mbuf, and b) the packet
|
|
|
|
* is 32-bit aligned within the mbuf's data area. The presence of only
|
|
|
|
* four descriptor registers means that we can never have more than four
|
|
|
|
* packets queued for transmission at any one time.
|
|
|
|
*
|
|
|
|
* Reception is not much better. The driver has to allocate a single large
|
|
|
|
* buffer area (up to 64K in size) into which the chip will DMA received
|
|
|
|
* frames. Because we don't know where within this region received packets
|
|
|
|
* will begin or end, we have no choice but to copy data from the buffer
|
|
|
|
* area into mbufs in order to pass the packets up to the higher protocol
|
|
|
|
* levels.
|
|
|
|
*
|
|
|
|
* It's impossible given this rotten design to really achieve decent
|
|
|
|
* performance at 100Mbps, unless you happen to have a 400Mhz PII or
|
|
|
|
* some equally overmuscled CPU to drive it.
|
|
|
|
*
|
|
|
|
* On the bright side, the 8139 does have a built-in PHY, although
|
|
|
|
* rather than using an MDIO serial interface like most other NICs, the
|
|
|
|
* PHY registers are directly accessible through the 8139's register
|
|
|
|
* space. The 8139 supports autonegotiation, as well as a 64-bit multicast
|
|
|
|
* filter.
|
|
|
|
*
|
|
|
|
* The 8129 chip is an older version of the 8139 that uses an external PHY
|
|
|
|
* chip. The 8129 has a serial MDIO interface for accessing the MII where
|
|
|
|
* the 8139 lets you directly access the on-board PHY registers. We need
|
|
|
|
* to select which interface to use depending on the chip type.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "opt_inet.h"
|
|
|
|
#include "opt_ns.h"
|
|
|
|
#include "bpfilter.h"
|
|
|
|
#include "rnd.h"
|
|
|
|
|
|
|
|
#include <sys/param.h>
|
|
|
|
#include <sys/systm.h>
|
|
|
|
#include <sys/callout.h>
|
|
|
|
#include <sys/device.h>
|
|
|
|
#include <sys/sockio.h>
|
|
|
|
#include <sys/mbuf.h>
|
|
|
|
#include <sys/malloc.h>
|
|
|
|
#include <sys/kernel.h>
|
|
|
|
#include <sys/socket.h>
|
|
|
|
|
|
|
|
#include <net/if.h>
|
|
|
|
#include <net/if_arp.h>
|
|
|
|
#include <net/if_ether.h>
|
|
|
|
#include <net/if_dl.h>
|
|
|
|
#include <net/if_media.h>
|
|
|
|
#ifdef INET
|
|
|
|
#include <netinet/in.h>
|
|
|
|
#include <netinet/if_inarp.h>
|
|
|
|
#endif
|
|
|
|
#ifdef NS
|
|
|
|
#include <netns/ns.h>
|
|
|
|
#include <netns/ns_if.h>
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#if NBPFILTER > 0
|
|
|
|
#include <net/bpf.h>
|
|
|
|
#endif
|
|
|
|
#if NRND > 0
|
|
|
|
#include <sys/rnd.h>
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#include <machine/bus.h>
|
|
|
|
|
|
|
|
#include <dev/pci/pcireg.h>
|
|
|
|
#include <dev/pci/pcivar.h>
|
|
|
|
#include <dev/pci/pcidevs.h>
|
|
|
|
|
|
|
|
#include <dev/mii/mii.h>
|
|
|
|
#include <dev/mii/miivar.h>
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Default to using PIO access for this driver. On SMP systems,
|
|
|
|
* there appear to be problems with memory mapped mode: it looks like
|
|
|
|
* doing too many memory mapped access back to back in rapid succession
|
|
|
|
* can hang the bus. I'm inclined to blame this on crummy design/construction
|
|
|
|
* on the part of RealTek. Memory mapped mode does appear to work on
|
|
|
|
* uniprocessor systems though.
|
|
|
|
*/
|
2000-05-19 17:42:29 +04:00
|
|
|
#define RTK_USEIOSPACE
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
#include <dev/ic/rtl81x9reg.h>
|
2000-04-26 18:02:34 +04:00
|
|
|
#include <dev/ic/rtl81x9var.h>
|
2000-04-10 11:42:55 +04:00
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
struct rtk_pci_softc {
|
|
|
|
struct rtk_softc sc_rtk; /* real rtk softc */
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/* PCI-specific goo.*/
|
|
|
|
void *sc_ih;
|
|
|
|
pci_chipset_tag_t sc_pc; /* PCI chipset */
|
|
|
|
pcitag_t sc_pcitag; /* PCI tag */
|
|
|
|
};
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
static const struct rtk_type rtk_pci_devs[] = {
|
2000-04-10 11:42:55 +04:00
|
|
|
{ PCI_VENDOR_REALTEK, PCI_PRODUCT_REALTEK_RT8129,
|
2000-05-15 05:55:12 +04:00
|
|
|
"RealTek 8129 10/100BaseTX",
|
2000-05-19 17:42:29 +04:00
|
|
|
RTK_8129 },
|
2000-04-10 11:42:55 +04:00
|
|
|
{ PCI_VENDOR_REALTEK, PCI_PRODUCT_REALTEK_RT8139,
|
2000-05-15 05:55:12 +04:00
|
|
|
"RealTek 8139 10/100BaseTX",
|
2000-05-19 17:42:29 +04:00
|
|
|
RTK_8139 },
|
2000-04-10 11:42:55 +04:00
|
|
|
{ PCI_VENDOR_ACCTON, PCI_PRODUCT_ACCTON_MPX5030,
|
2000-05-15 05:55:12 +04:00
|
|
|
"Accton MPX 5030/5038 10/100BaseTX",
|
2000-05-19 17:42:29 +04:00
|
|
|
RTK_8139 },
|
2000-04-10 11:42:55 +04:00
|
|
|
{ PCI_VENDOR_DELTA, PCI_PRODUCT_DELTA_8139,
|
2000-05-15 05:55:12 +04:00
|
|
|
"Delta Electronics 8139 10/100BaseTX",
|
2000-05-19 17:42:29 +04:00
|
|
|
RTK_8139 },
|
2000-04-10 11:42:55 +04:00
|
|
|
{ PCI_VENDOR_ADDTRON, PCI_PRODUCT_ADDTRON_8139,
|
2000-05-15 05:55:12 +04:00
|
|
|
"Addtron Technology 8139 10/100BaseTX",
|
2000-05-19 17:42:29 +04:00
|
|
|
RTK_8139 },
|
2000-05-15 05:55:12 +04:00
|
|
|
{ 0, 0, NULL, 0 }
|
2000-04-10 11:42:55 +04:00
|
|
|
};
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
const struct rtk_type *rtk_pci_lookup __P((const struct pci_attach_args *));
|
|
|
|
|
|
|
|
int rtk_pci_match __P((struct device *, struct cfdata *, void *));
|
|
|
|
void rtk_pci_attach __P((struct device *, struct device *, void *));
|
2000-04-10 11:42:55 +04:00
|
|
|
|
2000-04-19 12:44:31 +04:00
|
|
|
struct cfattach rtk_pci_ca = {
|
2000-05-15 05:55:12 +04:00
|
|
|
sizeof(struct rtk_pci_softc), rtk_pci_match, rtk_pci_attach,
|
2000-04-10 11:42:55 +04:00
|
|
|
};
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
const struct rtk_type *
|
|
|
|
rtk_pci_lookup(pa)
|
2000-04-10 11:42:55 +04:00
|
|
|
const struct pci_attach_args *pa;
|
|
|
|
{
|
2000-05-15 05:55:12 +04:00
|
|
|
const struct rtk_type *t;
|
2000-04-10 11:42:55 +04:00
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
for (t = rtk_pci_devs; t->rtk_name != NULL; t++){
|
|
|
|
if (PCI_VENDOR(pa->pa_id) == t->rtk_vid &&
|
|
|
|
PCI_PRODUCT(pa->pa_id) == t->rtk_did) {
|
2000-04-10 11:42:55 +04:00
|
|
|
return (t);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return (NULL);
|
|
|
|
}
|
|
|
|
|
|
|
|
int
|
2000-05-15 05:55:12 +04:00
|
|
|
rtk_pci_match(parent, match, aux)
|
2000-04-10 11:42:55 +04:00
|
|
|
struct device *parent;
|
|
|
|
struct cfdata *match;
|
|
|
|
void *aux;
|
|
|
|
{
|
|
|
|
struct pci_attach_args *pa = aux;
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
if (rtk_pci_lookup(pa) != NULL)
|
2000-04-10 11:42:55 +04:00
|
|
|
return (1);
|
2000-05-15 05:55:12 +04:00
|
|
|
|
2000-04-10 11:42:55 +04:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Attach the interface. Allocate softc structures, do ifmedia
|
|
|
|
* setup and ethernet/BPF attach.
|
|
|
|
*/
|
|
|
|
void
|
2000-05-15 05:55:12 +04:00
|
|
|
rtk_pci_attach(parent, self, aux)
|
2000-04-10 11:42:55 +04:00
|
|
|
struct device *parent, *self;
|
|
|
|
void *aux;
|
|
|
|
{
|
2000-05-15 05:55:12 +04:00
|
|
|
struct rtk_pci_softc *psc = (struct rtk_pci_softc *)self;
|
|
|
|
struct rtk_softc *sc = &psc->sc_rtk;
|
|
|
|
pcireg_t command;
|
2000-04-10 11:42:55 +04:00
|
|
|
struct pci_attach_args *pa = aux;
|
|
|
|
pci_chipset_tag_t pc = pa->pa_pc;
|
|
|
|
pci_intr_handle_t ih;
|
|
|
|
const char *intrstr = NULL;
|
2000-05-15 05:55:12 +04:00
|
|
|
const struct rtk_type *t;
|
|
|
|
int pmreg;
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
psc->sc_pc = pa->pa_pc;
|
|
|
|
psc->sc_pcitag = pa->pa_tag;
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
t = rtk_pci_lookup(pa);
|
2000-05-01 19:08:50 +04:00
|
|
|
if (t == NULL) {
|
|
|
|
printf("\n");
|
2000-05-15 05:55:12 +04:00
|
|
|
panic("rtk_pci_attach: impossible");
|
2000-05-01 19:08:50 +04:00
|
|
|
}
|
2000-05-15 05:55:12 +04:00
|
|
|
printf(": %s\n", t->rtk_name);
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Handle power management nonsense.
|
|
|
|
*/
|
|
|
|
|
2000-04-24 19:25:00 +04:00
|
|
|
if (pci_get_capability(pc, pa->pa_tag, PCI_CAP_PWRMGMT, &pmreg, 0)) {
|
|
|
|
command = pci_conf_read(pc, pa->pa_tag, pmreg + 4);
|
2000-05-19 17:42:29 +04:00
|
|
|
if (command & RTK_PSTATE_MASK) {
|
2000-05-15 05:55:12 +04:00
|
|
|
pcireg_t iobase, membase, irq;
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/* Save important PCI config data. */
|
2000-05-19 17:42:29 +04:00
|
|
|
iobase = pci_conf_read(pc, pa->pa_tag, RTK_PCI_LOIO);
|
|
|
|
membase = pci_conf_read(pc, pa->pa_tag, RTK_PCI_LOMEM);
|
2000-05-01 19:08:50 +04:00
|
|
|
irq = pci_conf_read(pc, pa->pa_tag,
|
|
|
|
PCI_PRODUCT_DELTA_8139);
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/* Reset the power state. */
|
|
|
|
printf("%s: chip is is in D%d power mode "
|
|
|
|
"-- setting to D0\n", sc->sc_dev.dv_xname,
|
2000-05-19 17:42:29 +04:00
|
|
|
command & RTK_PSTATE_MASK);
|
2000-04-10 11:42:55 +04:00
|
|
|
command &= 0xFFFFFFFC;
|
2000-04-24 19:25:00 +04:00
|
|
|
pci_conf_write(pc, pa->pa_tag, pmreg + 4, command);
|
2000-04-10 11:42:55 +04:00
|
|
|
|
|
|
|
/* Restore PCI config data. */
|
2000-05-19 17:42:29 +04:00
|
|
|
pci_conf_write(pc, pa->pa_tag, RTK_PCI_LOIO, iobase);
|
|
|
|
pci_conf_write(pc, pa->pa_tag, RTK_PCI_LOMEM, membase);
|
2000-05-01 19:08:50 +04:00
|
|
|
pci_conf_write(pc, pa->pa_tag,
|
|
|
|
PCI_PRODUCT_DELTA_8139, irq);
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map control/status registers.
|
|
|
|
*/
|
2000-05-19 17:42:29 +04:00
|
|
|
#ifdef RTK_USEIOSPACE
|
|
|
|
if (pci_mapreg_map(pa, RTK_PCI_LOIO, PCI_MAPREG_TYPE_IO, 0,
|
2000-05-15 05:55:12 +04:00
|
|
|
&sc->rtk_btag, &sc->rtk_bhandle, NULL, NULL)) {
|
2000-05-01 19:08:50 +04:00
|
|
|
printf("%s: can't map i/o space\n", sc->sc_dev.dv_xname);
|
2000-05-15 05:55:12 +04:00
|
|
|
return;
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|
|
|
|
#else
|
2000-05-19 17:42:29 +04:00
|
|
|
if (pci_mapreg_map(pa, RTK_PCI_LOMEM, PCI_MAPREG_TYPE_MEM, 0,
|
2000-05-15 05:55:12 +04:00
|
|
|
&sc->rtk_btag, &sc->rtk_bhandle, NULL, NULL)) {
|
2000-05-01 19:08:50 +04:00
|
|
|
printf("%s: can't map i/o space\n", sc->sc_dev.dv_xname);
|
2000-05-15 05:55:12 +04:00
|
|
|
return;
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Allocate interrupt */
|
|
|
|
if (pci_intr_map(pc, pa->pa_intrtag, pa->pa_intrpin,
|
|
|
|
pa->pa_intrline, &ih)) {
|
|
|
|
printf("%s: couldn't map interrupt\n", sc->sc_dev.dv_xname);
|
2000-05-15 05:55:12 +04:00
|
|
|
return;
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|
|
|
|
intrstr = pci_intr_string(pc, ih);
|
2000-05-15 05:55:12 +04:00
|
|
|
psc->sc_ih = pci_intr_establish(pc, ih, IPL_NET, rtk_intr, sc);
|
2000-04-10 11:42:55 +04:00
|
|
|
if (psc->sc_ih == NULL) {
|
|
|
|
printf("%s: couldn't establish interrupt",
|
|
|
|
sc->sc_dev.dv_xname);
|
|
|
|
if (intrstr != NULL)
|
|
|
|
printf(" at %s", intrstr);
|
|
|
|
printf("\n");
|
2000-05-15 05:55:12 +04:00
|
|
|
return;
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
sc->rtk_type = t->rtk_type;
|
|
|
|
|
2000-04-10 11:42:55 +04:00
|
|
|
printf("%s: interrupting at %s\n", sc->sc_dev.dv_xname, intrstr);
|
|
|
|
|
|
|
|
sc->sc_dmat = pa->pa_dmat;
|
|
|
|
|
2000-05-15 05:55:12 +04:00
|
|
|
rtk_attach(sc);
|
2000-04-10 11:42:55 +04:00
|
|
|
}
|