NetBSD/sys/arch/ofppc/include/cpu.h

119 lines
4.2 KiB
C
Raw Normal View History

/* $NetBSD: cpu.h,v 1.2 1997/04/16 22:54:21 thorpej Exp $ */
1996-09-30 20:34:14 +04:00
/*
* Copyright (C) 1995-1997 Wolfgang Solfrank.
* Copyright (C) 1995-1997 TooLs GmbH.
1996-09-30 20:34:14 +04:00
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by TooLs GmbH.
* 4. The name of TooLs GmbH may not be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
* OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _MACHINE_CPU_H_
#define _MACHINE_CPU_H_
#include <machine/frame.h>
struct machvec {
int (*splhigh) __P((void));
int (*spl0) __P((void));
int (*splbio) __P((void));
int (*splnet) __P((void));
int (*spltty) __P((void));
int (*splimp) __P((void));
int (*splclock) __P((void));
int (*splsoftclock) __P((void));
int (*splsoftnet) __P((void));
int (*splx) __P((int));
void (*setsoftclock) __P((void));
void (*setsoftnet) __P((void));
void (*clock_return) __P((struct clockframe *, int));
1996-09-30 20:34:14 +04:00
void (*irq_establish) __P((int, int, void (*)(void *), void *));
};
extern struct machvec machine_interface;
#include <machine/psl.h>
#define splhigh() ((*machine_interface.splhigh)())
#define spl0() ((*machine_interface.spl0)())
#define splbio() ((*machine_interface.splbio)())
#define splnet() ((*machine_interface.splnet)())
#define spltty() ((*machine_interface.spltty)())
#define splimp() ((*machine_interface.splimp)())
#define splclock() ((*machine_interface.splclock)())
#define splsoftclock() ((*machine_interface.splsoftclock)())
#define splstatclock() splclock()
#define splsoftnet() ((*machine_interface.splsoftnet)())
#define splx(new) ((*machine_interface.splx)(new))
#define setsoftclock() ((*machine_interface.setsoftclock)())
#define setsoftnet() ((*machine_interface.setsoftnet)())
#define clock_return(frame, level) \
((*machine_interface.clock_return)((frame), (level)))
1996-09-30 20:34:14 +04:00
#define irq_establish(irq, level, handler, arg) \
((*machine_interface.irq_establish)((irq), (level), (handler), (arg)))
#define CLKF_USERMODE(frame) (((frame)->srr1 & PSL_PR) != 0)
#define CLKF_BASEPRI(frame) ((frame)->pri == 0)
#define CLKF_PC(frame) ((frame)->srr0)
#define CLKF_INTR(frame) ((frame)->depth >= 0)
1996-09-30 20:34:14 +04:00
#define cpu_swapout(p)
#define cpu_wait(p)
extern void delay __P((unsigned));
#define DELAY(n) delay(n)
extern volatile int want_resched;
extern volatile int astpending;
#define need_resched() (want_resched = 1, astpending = 1)
#define need_proftick(p) ((p)->p_flag |= P_OWEUPC, astpending = 1)
#define signotify(p) (astpending = 1)
#define CACHELINESIZE 32 /* For now XXX */
extern __inline void
syncicache(from, len)
void *from;
int len;
{
int l = len;
void *p = from;
do {
asm volatile ("dcbst 0,%0" :: "r"(p));
p += CACHELINESIZE;
} while ((l -= CACHELINESIZE) > 0);
asm volatile ("sync");
do {
asm volatile ("icbi 0,%0" :: "r"(from));
from += CACHELINESIZE;
} while ((len -= CACHELINESIZE) > 0);
asm volatile ("isync");
}
extern char *bootpath;
#endif /* _MACHINE_CPU_H_ */