NetBSD/sys/dev/ieee1394/ieee1394reg.h

315 lines
10 KiB
C
Raw Normal View History

/* $NetBSD: ieee1394reg.h,v 1.17 2003/08/04 07:00:19 mrg Exp $ */
2000-12-13 14:30:14 +03:00
/*-
* Copyright (c) 2000 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _DEV_IEEE1394_IEEE1394REG_H_
#define _DEV_IEEE1394_IEEE1394REG_H_
2000-11-06 01:35:56 +03:00
#include <dev/std/ieee1212reg.h>
/* Transaction Codes (Table 6-9)
*/
#define IEEE1394_TCODE_WRITE_REQUEST_QUADLET 0
#define IEEE1394_TCODE_WRITE_REQUEST_DATABLOCK 1
#define IEEE1394_TCODE_WRITE_RESPONSE 2
#define IEEE1394_TCODE_RESERVED_3 3
#define IEEE1394_TCODE_READ_REQUEST_QUADLET 4
#define IEEE1394_TCODE_READ_REQUEST_DATABLOCK 5
#define IEEE1394_TCODE_READ_RESPONSE_QUADLET 6
#define IEEE1394_TCODE_READ_RESPONSE_DATABLOCK 7
#define IEEE1394_TCODE_CYCLE_START 0x8
#define IEEE1394_TCODE_LOCK_REQUEST 9
#define IEEE1394_TCODE_ISOCHRONOUS_DATA_BLOCK 10
#define IEEE1394_TCODE_LOCK_RESPONSE 11
#define IEEE1394_TCODE_RESERVED_12 12
#define IEEE1394_TCODE_RESERVED_13 13
#define IEEE1394_TCODE_RESERVED_14 14
#define IEEE1394_TCODE_RESERVED_15 15
/* Extended transaction codes (Table 6-10)
*/
#define IEEE1394_XTCODE_RESERVED_0 P1212_LOCK_RESERVED_0
#define IEEE1394_XTCODE_MASK_SWAP P1212_LOCK_MASK_SWAP
#define IEEE1394_XTCODE_COMPARE_SWAP P1212_LOCK_COMPARE_SWAP
#define IEEE1394_XTCODE_FETCH_ADD P1212_LOCK_FETCH_ADD
#define IEEE1394_XTCODE_LITTLE_ADD P1212_LOCK_LITTLE_ADD
#define IEEE1394_XTCODE_BOUNDED_ADD P1212_LOCK_BOUNDED_ADD
#define IEEE1394_XTCODE_WRAP_ADD P1212_LOCK_WRAP_ADD
#define IEEE1394_XTCODE_VENDOR_DEPENDENT P1212_LOCK_VENDOR_DEPENDENT
/* 0x0008 .. 0xFFFF are reserved.
*/
/* Response codes (Table 6-11)
*/
#define IEEE1394_RCODE_RESP_COMPLETE 0
#define IEEE1394_RCODE_RESERVED_1 1
#define IEEE1394_RCODE_RESERVED_2 2
#define IEEE1394_RCODE_RESERVED_3 3
#define IEEE1394_RCODE_RESP_CONFLICT_ERROR 4
#define IEEE1394_RCODE_RESP_DATA_ERROR 5
#define IEEE1394_RCODE_RESP_TYPE_ERROR 6
#define IEEE1394_RCODE_RESP_ADDRESS_ERROR 7
#define IEEE1394_RCODE_RESERVED_8 8
#define IEEE1394_RCODE_RESERVED_9 9
#define IEEE1394_RCODE_RESERVED_10 10
#define IEEE1394_RCODE_RESERVED_11 11
#define IEEE1394_RCODE_RESERVED_12 12
#define IEEE1394_RCODE_RESERVED_13 13
#define IEEE1394_RCODE_RESERVED_14 14
#define IEEE1394_RCODE_RESERVED_15 15
#define IEEE1394_TAG_UNFORMATTED 0
#define IEEE1394_TAG_RESERVED_1 1
#define IEEE1394_TAG_RESERVED_2 2
#define IEEE1394_TAG_RESERVED_3 3
#define IEEE1394_ACK_RESERVED_0 0
#define IEEE1394_ACK_COMPLETE 1
#define IEEE1394_ACK_PENDING 2
#define IEEE1394_ACK_RESERVED_3 3
#define IEEE1394_ACK_BUSY_X 4
#define IEEE1394_ACK_BUSY_A 5
#define IEEE1394_ACK_BUSY_B 6
#define IEEE1394_ACK_RESERVED_7 7
#define IEEE1394_ACK_RESERVED_8 8
#define IEEE1394_ACK_RESERVED_9 9
#define IEEE1394_ACK_RESERVED_10 10
#define IEEE1394_ACK_RESERVED_11 11
#define IEEE1394_ACK_RESERVED_12 12
#define IEEE1394_ACK_DATA_ERROR 13
#define IEEE1394_ACK_TYPE_ERROR 14
#define IEEE1394_ACK_RESERVED_15 15
/* Defined IEEE 1394 speeds.
*/
#define IEEE1394_SPD_S100 0 /* 1394-1995 */
#define IEEE1394_SPD_S200 1 /* 1394-1995 */
#define IEEE1394_SPD_S400 2 /* 1394-1995 */
2000-11-06 01:35:56 +03:00
#define IEEE1394_SPD_S800 3 /* 1394b */
#define IEEE1394_SPD_S1600 4 /* 1394b */
#define IEEE1394_SPD_S3200 5 /* 1394b */
2000-05-30 18:56:59 +04:00
#define IEEE1394_SPD_MAX 6
2000-05-30 18:56:59 +04:00
#define IEEE1394_SPD_STRINGS "100Mb/s", "200Mb/s", "400Mb/s", "800Mb/s", \
"1.6Gb/s", "3.2Gb/s"
2000-11-06 01:35:56 +03:00
#if 0
struct ieee1394_async_nodata {
u_int32_t an_header_crc;
} __attribute((__packed__));
#endif
#define IEEE1394_BCAST_PHY_ID 0x3f
#define IEEE1394_ISOCH_MASK 0x3f
/*
* Transaction code
*/
#define IEEE1394_TCODE_WRITE_REQ_QUAD 0x0
#define IEEE1394_TCODE_WRITE_REQ_BLOCK 0x1
#define IEEE1394_TCODE_WRITE_RESP 0x2
#define IEEE1394_TCODE_READ_REQ_QUAD 0x4
#define IEEE1394_TCODE_READ_REQ_BLOCK 0x5
#define IEEE1394_TCODE_READ_RESP_QUAD 0x6
#define IEEE1394_TCODE_READ_RESP_BLOCK 0x7
#define IEEE1394_TCODE_CYCLE_START 0x8
#define IEEE1394_TCODE_LOCK_REQ 0x9
#define IEEE1394_TCODE_STREAM_DATA 0xa
#define IEEE1394_TCODE_LOCK_RESP 0xb
/*
* Response code
*/
#define IEEE1394_RCODE_COMPLETE 0x0
#define IEEE1394_RCODE_CONFLICT_ERROR 0x4
#define IEEE1394_RCODE_DATA_ERROR 0x5
#define IEEE1394_RCODE_TYPE_ERROR 0x6
#define IEEE1394_RCODE_ADDRESS_ERROR 0x7
2001-04-29 12:37:04 +04:00
/*
* Signature
*/
#define IEEE1394_SIGNATURE 0x31333934
2001-04-29 12:37:04 +04:00
/*
* Tag value
*/
#define IEEE1394_TAG_CIP 0x1
#define IEEE1394_TAG_GASP 0x3
/*
* Control and Status Registers (IEEE1212 & IEEE1394)
*/
#define CSR_BASE_HI 0x0000ffff
#define CSR_BASE_LO 0xf0000000
#define CSR_BASE 0x0000fffff0000000LL
#define CSR_STATE_CLEAR 0x0000
#define CSR_STATE_SET 0x0004
#define CSR_NODE_IDS 0x0008
#define CSR_RESET_START 0x000c
#define CSR_INDIRECT_ADDRESS 0x0010
#define CSR_INDIRECT_DATA 0x0014
#define CSR_SPLIT_TIMEOUT_HI 0x0018
#define CSR_SPLIT_TIMEOUT_LO 0x001c
#define CSR_ARGUMENT_HI 0x0020
#define CSR_ARGUMENT_LO 0x0024
#define CSR_TEST_START 0x0028
#define CSR_TEST_STATUS 0x002c
#define CSR_INTERRUPT_TARGET 0x0050
#define CSR_INTERRUPT_MASK 0x0054
#define CSR_CLOCK_VALUE 0x0058
#define CSR_CLOCK_PERIOD 0x005c
#define CSR_CLOCK_STROBE_ARRIVED 0x0060
#define CSR_CLOCK_INFO 0x0064
#define CSR_MESSAGE_REQUEST 0x0080
#define CSR_MESSAGE_RESPONSE 0x00c0
#define CSR_SB_CYCLE_TIME 0x0200
#define CSR_SB_BUS_TIME 0x0204
#define CSR_SB_POWER_FAIL_IMMINENT 0x0208
#define CSR_SB_POWER_SOURCE 0x020c
#define CSR_SB_BUSY_TIMEOUT 0x0210
#define CSR_SB_PRIORITY_BUDGET_HI 0x0214
#define CSR_SB_PRIORITY_BUDGET_LO 0x0218
#define CSR_SB_BUS_MANAGER_ID 0x021c
#define CSR_SB_BANDWIDTH_AVAILABLE 0x0220
#define CSR_SB_CHANNEL_AVAILABLE_HI 0x0224
#define CSR_SB_CHANNEL_AVAILABLE_LO 0x0228
#define CSR_SB_MAINT_CONTROL 0x022c
#define CSR_SB_MAINT_UTILITY 0x0230
#define CSR_SB_BROADCAST_CHANNEL 0x0234
#define CSR_CONFIG_ROM 0x0400
#define CSR_SB_OUTPUT_MASTER_PLUG 0x0900
#define CSR_SB_OUTPUT_PLUG 0x0904
#define CSR_SB_INPUT_MASTER_PLUG 0x0980
#define CSR_SB_INPUT_PLUG 0x0984
#define CSR_SB_FCP_COMMAND_FRAME 0x0b00
#define CSR_SB_FCP_RESPONSE_FRAME 0x0d00
#define CSR_SB_TOPOLOGY_MAP 0x1000
#define CSR_SB_END 0x1400
2002-02-03 10:25:11 +03:00
#define IEEE1394_MAX_REC(i) ((0x1 << (i + 1)))
#define IEEE1394_BUSINFO_LEN 3
#define IEEE1394_MAX_ASYNCH_FOR_SPEED(i) (IEEE1394_MAX_REC(8+i))
#define IEEE1394_GET_MAX_REC(i) ((i & 0x0000f000) >> 12)
#define IEEE1394_GET_LINK_SPD(i) (i & 0x00000007)
2002-02-03 10:25:11 +03:00
#define IEEE1394_CREATE_ADDR_HIGH(x) (htonl((x & 0xffffffff00000000LL) >> 32))
#define IEEE1394_CREATE_ADDR_LOW(x) (htonl((x & 0x00000000ffffffffLL)))
/*
* Allocated CSR space initiator drivers have reserved. Add allocations here to
* avoid overlaps. Use the initial 64k space for register space and alloc large
* blocks within the initial 4G for virtualizing data space (ala SBP).
*/
/*
* 0xfffff0010000 - if_fw fifo XXX - Move this below the 4G mark
* 0x0000f0010004 - 0x0000f0020000 - SBP2 addr range (64k in 4 byte chunks)
* 0x0000f0020000 - 0x0000f101ffff - SBP2 data address range (16M in 512 byte
* chunks)
*
*/
/* if_fw fifo for receiving packets. */
#define FW_FIFO_HI 0xffff
#define FW_FIFO_LO 0xf0010000
#define FW_FIFO 0x0000fffff0010000LL
#define SBP_ADDR_BEG_HI 0x0000
#define SBP_ADDR_BEG_LO 0xf0010004
#define SBP_ADDR_BEG 0x00000000f0010004LL
#define SBP_ADDR_MAX_HI 0x0000
#define SBP_ADDR_MAX_LO 0xf0020004
#define SBP_ADDR_MAX 0x00000000f0020004LL
#define SBP_ADDR_SIZE (SBP_ADDR_MAX - SBP_ADDR_BEG)
#define SBP_ADDR_BLOCK_SIZE 4
#define SBP_DATA_BEG_HI 0x0000
#define SBP_DATA_BEG_LO 0xf0020000
#define SBP_DATA_BEG 0x00000000f0020000LL
#define SBP_DATA_MAX_HI 0x0000
#define SBP_DATA_MAX_LO 0xf101ffff
#define SBP_DATA_MAX 0x00000000f1020000LL
#define SBP_DATA_SIZE (SBP_DATA_MAX - SBP_DATA_BEG)
#define SBP_DATA_BLOCK_SIZE 512
/* CIP format (isochronous transaction, tag 1) */
#define IEEE1394_CIP_SID_MASK 0x3f000000
#define IEEE1394_CIP_SID_OFFS 24
#define IEEE1394_CIP_DBS_MASK 0x00ff0000
#define IEEE1394_CIP_DBS_OFFS 16
#define IEEE1394_CIP_FN_MASK 0x0000c000
#define IEEE1394_CIP_FN_OFFS 14
#define IEEE1394_CIP_QPC_MASK 0x00003800
#define IEEE1394_CIP_QPC_OFFS 11
#define IEEE1394_CIP_SPH_MASK 0x00000400
#define IEEE1394_CIP_SPH_OFFS 10
#define IEEE1394_CIP_DBC_MASK 0x000000ff
#define IEEE1394_CIP_DBC_OFFS 0
#define IEEE1394_CIP_FMT_MASK 0x3f000000
#define IEEE1394_CIP_FMT_OFFS 24
#define IEEE1394_CIP_FDF_MASK 0x00ffffff
#define IEEE1394_CIP_FDF_SYT_MASK 0x0000ffff
#define IEEE1394_CIP_FDF_SYT_OFFS 0
#define IEEE1394_CIP_FDF_DV_FR 0x00800000
#define IEEE1394_CIP_FDF_DV_FR_60 0x00800000
#define IEEE1394_CIP_FDF_DV_FR_50 0x00000000
#define IEEE1394_CIP_FDF_DV_STYPE 0x007c0000
#define IEEE1394_CIP_FMT_DV 0
#define IEEE1394_CIP_FMT_MPEG2TS 0x20000000
#define IEEE1394_CIP_FMT_AUDIO 0x10000000
#define IEEE1394_CIP_SET(reg, val) \
(IEEE1394_CIP_##reg##_MASK & ((val) << IEEE1394_CIP_##reg##_OFFS))
#endif /* _DEV_IEEE1394_IEEE1394REG_H_ */