NetBSD/sys/dev/qbus/uda.c

535 lines
14 KiB
C
Raw Normal View History

/* $NetBSD: uda.c,v 1.30 1999/06/06 19:14:49 ragge Exp $ */
1999-05-29 21:03:17 +04:00
/*
* Copyright (c) 1996 Ludd, University of Lule}, Sweden.
* Copyright (c) 1988 Regents of the University of California.
* All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* Chris Torek.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Berkeley and its contributors.
* 4. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
* @(#)uda.c 7.32 (Berkeley) 2/13/91
*/
/*
* UDA50 disk device driver
*/
#include <sys/param.h>
#include <sys/kernel.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/buf.h>
#include <sys/malloc.h>
1999-05-29 21:03:17 +04:00
#include <machine/bus.h>
1999-05-29 21:03:17 +04:00
#include <machine/sid.h>
#include <dev/qbus/ubavar.h>
1999-05-29 21:03:17 +04:00
#include <dev/mscp/mscp.h>
#include <dev/mscp/mscpreg.h>
#include <dev/mscp/mscpvar.h>
#include "ioconf.h"
1999-05-29 21:03:17 +04:00
/*
* Variants of SIMPLEQ macros for use with buf structs.
*/
#define BUFQ_INSERT_TAIL(head, elm) { \
(elm)->b_actf = NULL; \
*(head)->sqh_last = (elm); \
(head)->sqh_last = &(elm)->b_actf; \
}
#define BUFQ_REMOVE_HEAD(head, elm) { \
if (((head)->sqh_first = (elm)->b_actf) == NULL) \
(head)->sqh_last = &(head)->sqh_first; \
}
/*
* Software status, per controller.
*/
struct uda_softc {
struct device sc_dev; /* Autoconfig info */
struct uba_unit sc_unit; /* Struct common for UBA to communicate */
SIMPLEQ_HEAD(, buf) sc_bufq; /* bufs awaiting for resources */
struct mscp_pack *sc_uuda; /* Unibus address of uda struct */
struct mscp_pack sc_uda; /* Struct for uda communication */
bus_dma_tag_t sc_dmat;
bus_space_tag_t sc_iot;
bus_space_handle_t sc_iph;
bus_space_handle_t sc_sah;
bus_dmamap_t sc_cmap;/* Control structures */
1999-05-29 21:03:17 +04:00
struct mscp *sc_mscp; /* Keep pointer to active mscp */
struct mscp_softc *sc_softc; /* MSCP info (per mscpvar.h) */
int sc_wticks; /* watchdog timer ticks */
int sc_inq;
1999-05-29 21:03:17 +04:00
};
static int udamatch __P((struct device *, struct cfdata *, void *));
static void udaattach __P((struct device *, struct device *, void *));
static void udareset __P((int));
static void mtcreset __P((int));
static void reset __P((struct uda_softc *));
static void udaintr __P((int));
static void mtcintr __P((int));
static void intr __P((struct uda_softc *));
int udaready __P((struct uba_unit *));
void udactlrdone __P((struct device *));
1999-05-29 21:03:17 +04:00
int udaprint __P((void *, const char *));
void udasaerror __P((struct device *, int));
void udago __P((struct device *, struct mscp_xi *));
1999-05-29 21:03:17 +04:00
struct cfattach mtc_ca = {
sizeof(struct uda_softc), udamatch, udaattach
};
struct cfattach uda_ca = {
sizeof(struct uda_softc), udamatch, udaattach
};
/*
* More driver definitions, for generic MSCP code.
*/
struct mscp_ctlr uda_mscp_ctlr = {
udactlrdone,
udago,
udasaerror,
};
/*
* Miscellaneous private variables.
*/
static int ivec_no;
int
udaprint(aux, name)
void *aux;
const char *name;
{
if (name)
printf("%s: mscpbus", name);
return UNCONF;
}
/*
* Poke at a supposed UDA50 to see if it is there.
*/
int
udamatch(parent, cf, aux)
struct device *parent;
struct cfdata *cf;
void *aux;
{
struct uba_attach_args *ua = aux;
struct mscp_softc mi; /* Nice hack */
struct uba_softc *ubasc;
int tries;
/* Get an interrupt vector. */
ubasc = (void *)parent;
ivec_no = ubasc->uh_lastiv - 4;
mi.mi_iot = ua->ua_iot;
mi.mi_iph = ua->ua_ioh;
mi.mi_sah = ua->ua_ioh + 2;
mi.mi_swh = ua->ua_ioh + 2;
1999-05-29 21:03:17 +04:00
/*
* Initialise the controller (partially). The UDA50 programmer's
* manual states that if initialisation fails, it should be retried
* at least once, but after a second failure the port should be
* considered `down'; it also mentions that the controller should
* initialise within ten seconds. Or so I hear; I have not seen
* this manual myself.
*/
tries = 0;
again:
bus_space_write_2(mi.mi_iot, mi.mi_iph, 0, 0); /* Start init */
1999-05-29 21:03:17 +04:00
if (mscp_waitstep(&mi, MP_STEP1, MP_STEP1) == 0)
return 0; /* Nothing here... */
bus_space_write_2(mi.mi_iot, mi.mi_sah, 0,
MP_ERR | (NCMDL2 << 11) | (NRSPL2 << 8) | MP_IE | (ivec_no >> 2));
1999-05-29 21:03:17 +04:00
if (mscp_waitstep(&mi, MP_STEP2, MP_STEP2) == 0) {
printf("udaprobe: init step2 no change. sa=%x\n",
bus_space_read_2(mi.mi_iot, mi.mi_sah, 0));
1999-05-29 21:03:17 +04:00
goto bad;
}
/* should have interrupted by now */
if (strcmp(cf->cf_driver->cd_name, mtc_cd.cd_name)) {
ua->ua_ivec = udaintr;
ua->ua_reset = udareset;
} else {
ua->ua_ivec = mtcintr;
ua->ua_reset = mtcreset;
}
return 1;
bad:
if (++tries < 2)
goto again;
return 0;
}
void
udaattach(parent, self, aux)
struct device *parent, *self;
void *aux;
{
struct uda_softc *sc = (void *)self;
struct uba_attach_args *ua = aux;
struct uba_softc *uh = (void *)parent;
struct mscp_attach_args ma;
int ctlr, error, rseg;
bus_dma_segment_t seg;
1999-05-29 21:03:17 +04:00
printf("\n");
uh->uh_lastiv -= 4; /* remove dynamic interrupt vector */
sc->sc_iot = ua->ua_iot;
sc->sc_iph = ua->ua_ioh;
sc->sc_sah = ua->ua_ioh + 2;
sc->sc_dmat = ua->ua_dmat;
1999-05-29 21:03:17 +04:00
ctlr = sc->sc_dev.dv_unit;
SIMPLEQ_INIT(&sc->sc_bufq);
/*
* Fill in the uba_unit struct, so we can communicate with the uba.
*/
sc->sc_unit.uu_softc = sc; /* Backpointer to softc */
sc->sc_unit.uu_ready = udaready;/* go routine called from adapter */
sc->sc_unit.uu_keepbdp = vax_cputype == VAX_750 ? 1 : 0;
/*
* Map the communication area and command and
* response packets into Unibus space.
*/
if ((error = bus_dmamem_alloc(sc->sc_dmat, sizeof(struct mscp_pack),
NBPG, 0, &seg, 1, &rseg, BUS_DMA_NOWAIT)) != 0) {
printf("Alloc ctrl area %d\n", error);
1999-05-29 21:03:17 +04:00
return;
}
if ((error = bus_dmamem_map(sc->sc_dmat, &seg, rseg,
sizeof(struct mscp_pack), (caddr_t *) &sc->sc_uda,
BUS_DMA_NOWAIT|BUS_DMA_COHERENT)) != 0) {
printf("Map ctrl area %d\n", error);
err: bus_dmamem_free(sc->sc_dmat, &seg, rseg);
return;
}
if ((error = bus_dmamap_create(sc->sc_dmat, sizeof(struct mscp_pack),
1, sizeof(struct mscp_pack), 0, BUS_DMA_NOWAIT, &sc->sc_cmap))) {
printf("Create DMA map %d\n", error);
err2: bus_dmamem_unmap(sc->sc_dmat, (caddr_t)&sc->sc_uda,
sizeof(struct mscp_pack));
goto err;
}
if ((error = bus_dmamap_load(sc->sc_dmat, sc->sc_cmap,
&sc->sc_uda, sizeof(struct mscp_pack), 0, BUS_DMA_NOWAIT))) {
printf("Load ctrl map %d\n", error);
bus_dmamap_destroy(sc->sc_dmat, sc->sc_cmap);
goto err2;
}
1999-05-29 21:03:17 +04:00
bzero(&sc->sc_uda, sizeof (struct mscp_pack));
/*
* The only thing that differ UDA's and Tape ctlr's is
* their vcid. Beacuse there are no way to determine which
* ctlr type it is, we check what is generated and later
* set the correct vcid.
*/
ma.ma_type = (strcmp(self->dv_cfdata->cf_driver->cd_name,
mtc_cd.cd_name) ? MSCPBUS_DISK : MSCPBUS_TAPE);
ma.ma_mc = &uda_mscp_ctlr;
ma.ma_type |= MSCPBUS_UDA;
ma.ma_uda = &sc->sc_uda;
ma.ma_softc = &sc->sc_softc;
ma.ma_iot = sc->sc_iot;
ma.ma_iph = sc->sc_iph;
ma.ma_sah = sc->sc_sah;
ma.ma_swh = sc->sc_sah;
ma.ma_dmat = sc->sc_dmat;
ma.ma_dmam = sc->sc_cmap;
1999-05-29 21:03:17 +04:00
ma.ma_ivec = ivec_no;
ma.ma_ctlrnr = (ua->ua_iaddr == 0172150 ? 0 : 1); /* XXX */
ma.ma_adapnr = uh->uh_nr;
config_found(&sc->sc_dev, &ma, udaprint);
}
/*
* Start a transfer if there are free resources available, otherwise
* let it go in udaready, forget it for now.
* Called from mscp routines.
1999-05-29 21:03:17 +04:00
*/
void
udago(usc, mxi)
1999-05-29 21:03:17 +04:00
struct device *usc;
struct mscp_xi *mxi;
1999-05-29 21:03:17 +04:00
{
struct uda_softc *sc = (void *)usc;
struct uba_unit *uu;
struct buf *bp = mxi->mxi_bp;
int err;
1999-05-29 21:03:17 +04:00
/*
* If we already have transfers queued, don't try to load
* the map again.
1999-05-29 21:03:17 +04:00
*/
if (sc->sc_inq == 0) {
err = bus_dmamap_load(sc->sc_dmat, mxi->mxi_dmam,
bp->b_un.b_addr,
bp->b_bcount, bp->b_proc, BUS_DMA_NOWAIT);
if (err == 0) {
mscp_dgo(sc->sc_softc, mxi);
return;
}
1999-05-29 21:03:17 +04:00
}
uu = malloc(sizeof(struct uba_unit), M_DEVBUF, M_NOWAIT);
if (uu == 0)
panic("udago: no mem");
uu->uu_ready = udaready;
uu->uu_softc = sc;
uu->uu_ref = mxi;
uba_enqueue(uu);
sc->sc_inq++;
1999-05-29 21:03:17 +04:00
}
/*
* Called if we have been blocked for resources, and resources
* have been freed again. Return 1 if we could start all
* transfers again, 0 if we still are waiting.
* Called from uba resource free routines.
1999-05-29 21:03:17 +04:00
*/
int
udaready(uu)
struct uba_unit *uu;
{
struct uda_softc *sc = uu->uu_softc;
struct mscp_xi *mxi = uu->uu_ref;
struct buf *bp = mxi->mxi_bp;
int err;
err = bus_dmamap_load(sc->sc_dmat, mxi->mxi_dmam, bp->b_un.b_addr,
bp->b_bcount, bp->b_proc, BUS_DMA_NOWAIT);
if (err)
return 0;
mscp_dgo(sc->sc_softc, mxi);
sc->sc_inq--;
free(uu, M_DEVBUF);
1999-05-29 21:03:17 +04:00
return 1;
}
static struct saerr {
int code; /* error code (including UDA_ERR) */
char *desc; /* what it means: Efoo => foo error */
} saerr[] = {
{ 0100001, "Eunibus packet read" },
{ 0100002, "Eunibus packet write" },
{ 0100003, "EUDA ROM and RAM parity" },
{ 0100004, "EUDA RAM parity" },
{ 0100005, "EUDA ROM parity" },
{ 0100006, "Eunibus ring read" },
{ 0100007, "Eunibus ring write" },
{ 0100010, " unibus interrupt master failure" },
{ 0100011, "Ehost access timeout" },
{ 0100012, " host exceeded command limit" },
{ 0100013, " unibus bus master failure" },
{ 0100014, " DM XFC fatal error" },
{ 0100015, " hardware timeout of instruction loop" },
{ 0100016, " invalid virtual circuit id" },
{ 0100017, "Eunibus interrupt write" },
{ 0104000, "Efatal sequence" },
{ 0104040, " D proc ALU" },
{ 0104041, "ED proc control ROM parity" },
{ 0105102, "ED proc w/no BD#2 or RAM parity" },
{ 0105105, "ED proc RAM buffer" },
{ 0105152, "ED proc SDI" },
{ 0105153, "ED proc write mode wrap serdes" },
{ 0105154, "ED proc read mode serdes, RSGEN & ECC" },
{ 0106040, "EU proc ALU" },
{ 0106041, "EU proc control reg" },
{ 0106042, " U proc DFAIL/cntl ROM parity/BD #1 test CNT" },
{ 0106047, " U proc const PROM err w/D proc running SDI test" },
{ 0106055, " unexpected trap" },
{ 0106071, "EU proc const PROM" },
{ 0106072, "EU proc control ROM parity" },
{ 0106200, "Estep 1 data" },
{ 0107103, "EU proc RAM parity" },
{ 0107107, "EU proc RAM buffer" },
{ 0107115, " test count wrong (BD 12)" },
{ 0112300, "Estep 2" },
{ 0122240, "ENPR" },
{ 0122300, "Estep 3" },
{ 0142300, "Estep 4" },
{ 0, " unknown error code" }
};
/*
* If the error bit was set in the controller status register, gripe,
* then (optionally) reset the controller and requeue pending transfers.
*/
void
udasaerror(usc, doreset)
struct device *usc;
int doreset;
{
struct uda_softc *sc = (void *)usc;
register int code = bus_space_read_2(sc->sc_iot, sc->sc_sah, 0);
1999-05-29 21:03:17 +04:00
register struct saerr *e;
if ((code & MP_ERR) == 0)
return;
for (e = saerr; e->code; e++)
if (e->code == code)
break;
printf("%s: controller error, sa=0%o (%s%s)\n",
sc->sc_dev.dv_xname, code, e->desc + 1,
*e->desc == 'E' ? " error" : "");
#if 0 /* XXX we just avoid panic when autoconfig non-existent KFQSA devices */
if (doreset) {
mscp_requeue(sc->sc_softc);
/* (void) udainit(sc); XXX */
}
#endif
}
/*
* Interrupt routine. Depending on the state of the controller,
* continue initialisation, or acknowledge command and response
* interrupts, and process responses.
*/
static void
udaintr(ctlr)
int ctlr;
{
intr(uda_cd.cd_devs[ctlr]);
}
static void
mtcintr(ctlr)
int ctlr;
{
intr(mtc_cd.cd_devs[ctlr]);
}
static void
intr(sc)
struct uda_softc *sc;
{
struct uba_softc *uh;
struct mscp_pack *ud;
sc->sc_wticks = 0; /* reset interrupt watchdog */
/* ctlr fatal error */
if (bus_space_read_2(sc->sc_iot, sc->sc_sah, 0) & MP_ERR) {
1999-05-29 21:03:17 +04:00
udasaerror(&sc->sc_dev, 1);
return;
}
ud = &sc->sc_uda;
/*
* Handle buffer purge requests.
* XXX - should be done in bus_dma_sync().
1999-05-29 21:03:17 +04:00
*/
uh = (void *)sc->sc_dev.dv_parent;
if (ud->mp_ca.ca_bdp) {
if (uh->uh_ubapurge)
(*uh->uh_ubapurge)(uh, ud->mp_ca.ca_bdp);
ud->mp_ca.ca_bdp = 0;
/* signal purge complete */
bus_space_write_2(sc->sc_iot, sc->sc_sah, 0, 0);
1999-05-29 21:03:17 +04:00
}
mscp_intr(sc->sc_softc);
}
/*
* A Unibus reset has occurred on UBA uban. Reinitialise the controller(s)
* on that Unibus, and requeue outstanding I/O.
*/
void
udareset(ctlr)
int ctlr;
{
reset(uda_cd.cd_devs[ctlr]);
}
void
mtcreset(ctlr)
int ctlr;
{
reset(mtc_cd.cd_devs[ctlr]);
}
static void
reset(sc)
struct uda_softc *sc;
{
printf(" %s", sc->sc_dev.dv_xname);
/*
* Our BDP (if any) is gone; our command (if any) is
* flushed; the device is no longer mapped; and the
* UDA50 is not yet initialised.
*/
if (sc->sc_unit.uu_bdp) {
/* printf("<%d>", UBAI_BDP(sc->sc_unit.uu_bdp)); */
1999-05-29 21:03:17 +04:00
sc->sc_unit.uu_bdp = 0;
}
/* reset queues and requeue pending transfers */
mscp_requeue(sc->sc_softc);
/*
* If it fails to initialise we will notice later and
* try again (and again...). Do not call udastart()
* here; it will be done after the controller finishes
* initialisation.
*/
/* XXX if (udainit(sc)) */
printf(" (hung)");
}
void
udactlrdone(usc)
1999-05-29 21:03:17 +04:00
struct device *usc;
{
struct uda_softc *sc = (void *)usc;
uba_done((struct uba_softc *)sc->sc_dev.dv_parent);
1999-05-29 21:03:17 +04:00
}