173 lines
3.9 KiB
C
173 lines
3.9 KiB
C
|
typedef u_long physaddr;
|
||
|
|
typedef u_long physlen;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* AHA1740 EISA board mode registers (Offset from slot base)
|
||
|
|
*/
|
||
|
|
#define PORTADDR 0xCC0
|
||
|
|
#define PORTADDR_ENHANCED 0x80
|
||
|
|
#define BIOSADDR 0xCC1
|
||
|
|
#define INTDEF 0xCC2
|
||
|
|
#define SCSIDEF 0xCC3
|
||
|
|
#define BUSDEF 0xCC4
|
||
|
|
#define RESV0 0xCC5
|
||
|
|
#define RESV1 0xCC6
|
||
|
|
#define RESV2 0xCC7
|
||
|
|
/**** bit definitions for INTDEF ****/
|
||
|
|
#define INT9 0x00
|
||
|
|
#define INT10 0x01
|
||
|
|
#define INT11 0x02
|
||
|
|
#define INT12 0x03
|
||
|
|
#define INT14 0x05
|
||
|
|
#define INT15 0x06
|
||
|
|
#define INTHIGH 0x08 /* int high=ACTIVE (else edge) */
|
||
|
|
#define INTEN 0x10
|
||
|
|
/**** bit definitions for SCSIDEF ****/
|
||
|
|
#define HSCSIID 0x0F /* our SCSI ID */
|
||
|
|
#define RSTPWR 0x10 /* reset scsi bus on power up or reset */
|
||
|
|
/**** bit definitions for BUSDEF ****/
|
||
|
|
#define B0uS 0x00 /* give up bus immediatly */
|
||
|
|
#define B4uS 0x01 /* delay 4uSec. */
|
||
|
|
#define B8uS 0x02
|
||
|
|
|
||
|
|
/*
|
||
|
|
* AHA1740 ENHANCED mode mailbox control regs (Offset from slot base)
|
||
|
|
*/
|
||
|
|
#define MBOXOUT0 0xCD0
|
||
|
|
#define MBOXOUT1 0xCD1
|
||
|
|
#define MBOXOUT2 0xCD2
|
||
|
|
#define MBOXOUT3 0xCD3
|
||
|
|
|
||
|
|
#define ATTN 0xCD4
|
||
|
|
#define G2CNTRL 0xCD5
|
||
|
|
#define G2INTST 0xCD6
|
||
|
|
#define G2STAT 0xCD7
|
||
|
|
|
||
|
|
#define MBOXIN0 0xCD8
|
||
|
|
#define MBOXIN1 0xCD9
|
||
|
|
#define MBOXIN2 0xCDA
|
||
|
|
#define MBOXIN3 0xCDB
|
||
|
|
|
||
|
|
#define G2STAT2 0xCDC
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Bit definitions for the 5 control/status registers
|
||
|
|
*/
|
||
|
|
#define ATTN_TARGET 0x0F
|
||
|
|
#define ATTN_OPCODE 0xF0
|
||
|
|
#define OP_IMMED 0x10
|
||
|
|
#define AHB_TARG_RESET 0x80
|
||
|
|
#define OP_START_ECB 0x40
|
||
|
|
#define OP_ABORT_ECB 0x50
|
||
|
|
|
||
|
|
#define G2CNTRL_SET_HOST_READY 0x20
|
||
|
|
#define G2CNTRL_CLEAR_EISA_INT 0x40
|
||
|
|
#define G2CNTRL_HARD_RESET 0x80
|
||
|
|
|
||
|
|
#define G2INTST_TARGET 0x0F
|
||
|
|
#define G2INTST_INT_STAT 0xF0
|
||
|
|
#define AHB_ECB_OK 0x10
|
||
|
|
#define AHB_ECB_RECOVERED 0x50
|
||
|
|
#define AHB_HW_ERR 0x70
|
||
|
|
#define AHB_IMMED_OK 0xA0
|
||
|
|
#define AHB_ECB_ERR 0xC0
|
||
|
|
#define AHB_ASN 0xD0 /* for target mode */
|
||
|
|
#define AHB_IMMED_ERR 0xE0
|
||
|
|
|
||
|
|
#define G2STAT_BUSY 0x01
|
||
|
|
#define G2STAT_INT_PEND 0x02
|
||
|
|
#define G2STAT_MBOX_EMPTY 0x04
|
||
|
|
|
||
|
|
#define G2STAT2_HOST_READY 0x01
|
||
|
|
|
||
|
|
#define AHB_NSEG 33 /* number of dma segments supported */
|
||
|
|
|
||
|
|
struct ahb_dma_seg {
|
||
|
|
physaddr seg_addr;
|
||
|
|
physlen seg_len;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct ahb_ecb_status {
|
||
|
|
u_short status;
|
||
|
|
#define ST_DON 0x0001
|
||
|
|
#define ST_DU 0x0002
|
||
|
|
#define ST_QF 0x0008
|
||
|
|
#define ST_SC 0x0010
|
||
|
|
#define ST_DO 0x0020
|
||
|
|
#define ST_CH 0x0040
|
||
|
|
#define ST_INT 0x0080
|
||
|
|
#define ST_ASA 0x0100
|
||
|
|
#define ST_SNS 0x0200
|
||
|
|
#define ST_INI 0x0800
|
||
|
|
#define ST_ME 0x1000
|
||
|
|
#define ST_ECA 0x4000
|
||
|
|
u_char host_stat;
|
||
|
|
#define HS_OK 0x00
|
||
|
|
#define HS_CMD_ABORTED_HOST 0x04
|
||
|
|
#define HS_CMD_ABORTED_ADAPTER 0x05
|
||
|
|
#define HS_TIMED_OUT 0x11
|
||
|
|
#define HS_HARDWARE_ERR 0x20
|
||
|
|
#define HS_SCSI_RESET_ADAPTER 0x22
|
||
|
|
#define HS_SCSI_RESET_INCOMING 0x23
|
||
|
|
u_char target_stat;
|
||
|
|
u_long resid_count;
|
||
|
|
u_long resid_addr;
|
||
|
|
u_short addit_status;
|
||
|
|
u_char sense_len;
|
||
|
|
u_char unused[9];
|
||
|
|
u_char cdb[6];
|
||
|
|
};
|
||
|
|
|
||
|
|
struct ahb_ecb {
|
||
|
|
u_char opcode;
|
||
|
|
#define ECB_SCSI_OP 0x01
|
||
|
|
u_char:4;
|
||
|
|
u_char options:3;
|
||
|
|
u_char:1;
|
||
|
|
short opt1;
|
||
|
|
#define ECB_CNE 0x0001
|
||
|
|
#define ECB_DI 0x0080
|
||
|
|
#define ECB_SES 0x0400
|
||
|
|
#define ECB_S_G 0x1000
|
||
|
|
#define ECB_DSB 0x4000
|
||
|
|
#define ECB_ARS 0x8000
|
||
|
|
short opt2;
|
||
|
|
#define ECB_LUN 0x0007
|
||
|
|
#define ECB_TAG 0x0008
|
||
|
|
#define ECB_TT 0x0030
|
||
|
|
#define ECB_ND 0x0040
|
||
|
|
#define ECB_DAT 0x0100
|
||
|
|
#define ECB_DIR 0x0200
|
||
|
|
#define ECB_ST 0x0400
|
||
|
|
#define ECB_CHK 0x0800
|
||
|
|
#define ECB_REC 0x4000
|
||
|
|
#define ECB_NRB 0x8000
|
||
|
|
u_short unused1;
|
||
|
|
physaddr data_addr;
|
||
|
|
physlen data_length;
|
||
|
|
physaddr status;
|
||
|
|
physaddr link_addr;
|
||
|
|
short unused2;
|
||
|
|
short unused3;
|
||
|
|
physaddr sense_ptr;
|
||
|
|
u_char req_sense_length;
|
||
|
|
u_char scsi_cmd_length;
|
||
|
|
short cksum;
|
||
|
|
struct scsi_generic scsi_cmd;
|
||
|
|
|
||
|
|
struct ahb_dma_seg ahb_dma[AHB_NSEG];
|
||
|
|
struct ahb_ecb_status ecb_status;
|
||
|
|
struct scsi_sense_data ecb_sense;
|
||
|
|
/*-----------------end of hardware supported fields----------------*/
|
||
|
|
TAILQ_ENTRY(ahb_ecb) chain;
|
||
|
|
struct ahb_ecb *nexthash;
|
||
|
|
long hashkey;
|
||
|
|
struct scsi_xfer *xs; /* the scsi_xfer for this cmd */
|
||
|
|
int flags;
|
||
|
|
#define ECB_ALLOC 0x01
|
||
|
|
#define ECB_ABORT 0x02
|
||
|
|
#define ECB_IMMED 0x04
|
||
|
|
#define ECB_IMMED_FAIL 0x08
|
||
|
|
int timeout;
|
||
|
|
};
|