1994-10-27 07:14:23 +03:00
|
|
|
/* $NetBSD: isadmareg.h,v 1.2 1994/10/27 04:17:08 cgd Exp $ */
|
|
|
|
|
|
1994-04-23 02:58:50 +04:00
|
|
|
#include <i386/isa/ic/i8237.h>
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Register definitions for DMA controller 1 (channels 0..3):
|
|
|
|
|
*/
|
|
|
|
|
#define DMA1_CHN(c) (IO_DMA1 + 1*(2*(c))) /* addr reg for channel c */
|
|
|
|
|
#define DMA1_SR (IO_DMA1 + 1*8) /* status register */
|
|
|
|
|
#define DMA1_SMSK (IO_DMA1 + 1*10) /* single mask register */
|
|
|
|
|
#define DMA1_MODE (IO_DMA1 + 1*11) /* mode register */
|
|
|
|
|
#define DMA1_FFC (IO_DMA1 + 1*12) /* clear first/last FF */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Register definitions for DMA controller 2 (channels 4..7):
|
|
|
|
|
*/
|
|
|
|
|
#define DMA2_CHN(c) (IO_DMA2 + 2*(2*(c))) /* addr reg for channel c */
|
|
|
|
|
#define DMA2_SR (IO_DMA2 + 2*8) /* status register */
|
|
|
|
|
#define DMA2_SMSK (IO_DMA2 + 2*10) /* single mask register */
|
|
|
|
|
#define DMA2_MODE (IO_DMA2 + 2*11) /* mode register */
|
|
|
|
|
#define DMA2_FFC (IO_DMA2 + 2*12) /* clear first/last FF */
|
