NetBSD/sys/arch/hp300/include/cpu.h

302 lines
9.2 KiB
C
Raw Normal View History

/* $NetBSD: cpu.h,v 1.21 1996/10/07 06:29:30 thorpej Exp $ */
1994-10-26 10:22:45 +03:00
/*
* Copyright (c) 1988 University of Utah.
1994-05-23 10:21:18 +04:00
* Copyright (c) 1982, 1990, 1993
* The Regents of the University of California. All rights reserved.
*
* This code is derived from software contributed to Berkeley by
* the Systems Programming Group of the University of Utah Computer
* Science Department.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the University of
* California, Berkeley and its contributors.
* 4. Neither the name of the University nor the names of its contributors
* may be used to endorse or promote products derived from this software
* without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*
1994-05-23 10:21:18 +04:00
* from: Utah $Hdr: cpu.h 1.16 91/03/25$
*
1994-10-26 10:22:45 +03:00
* @(#)cpu.h 8.4 (Berkeley) 1/5/94
*/
#ifndef _HP300_CPU_H_
#define _HP300_CPU_H_
/*
* Exported definitions unique to hp300/68k cpu support.
*/
1996-09-11 04:11:42 +04:00
/*
* Get common m68k CPU definitions.
*/
#include <m68k/cpu.h>
/*
* definitions of cpu-dependent requirements
* referenced in generic code
*/
1994-05-23 10:21:18 +04:00
#define cpu_swapin(p) /* nothing */
#define cpu_wait(p) /* nothing */
#define cpu_swapout(p) /* nothing */
/*
1994-05-23 10:21:18 +04:00
* Arguments to hardclock and gatherstats encapsulate the previous
* machine state in an opaque clockframe. One the hp300, we use
* what the hardware pushes on an interrupt (frame format 0).
*/
struct clockframe {
1994-05-23 10:21:18 +04:00
u_short sr; /* sr at time of interrupt */
u_long pc; /* pc at time of interrupt */
u_short vo; /* vector offset (4-word frame) */
};
1994-05-23 10:21:18 +04:00
#define CLKF_USERMODE(framep) (((framep)->sr & PSL_S) == 0)
#define CLKF_BASEPRI(framep) (((framep)->sr & PSL_IPL) == 0)
#define CLKF_PC(framep) ((framep)->pc)
#if 0
/* We would like to do it this way... */
#define CLKF_INTR(framep) (((framep)->sr & PSL_M) == 0)
#else
/* but until we start using PSL_M, we have to do this instead */
#define CLKF_INTR(framep) (0) /* XXX */
#endif
/*
* Preempt the current process if in interrupt from user mode,
* or after the current trap/syscall if in system mode.
*/
#define need_resched() { want_resched++; aston(); }
/*
1994-05-23 10:21:18 +04:00
* Give a profiling tick to the current process when the user profiling
* buffer pages are invalid. On the hp300, request an ast to send us
* through trap, marking the proc as needing a profiling tick.
*/
1994-05-17 14:30:33 +04:00
#define need_proftick(p) { (p)->p_flag |= P_OWEUPC; aston(); }
/*
* Notify the current process (p) that it has a signal pending,
* process as soon as possible.
*/
#define signotify(p) aston()
#define aston() (astpending++)
int astpending; /* need to trap before returning to user mode */
int want_resched; /* resched() was called */
/*
* simulated software interrupt register
*/
extern unsigned char ssir;
#define SIR_NET 0x1
#define SIR_CLOCK 0x2
#define siroff(x) ssir &= ~(x)
#define setsoftnet() ssir |= SIR_NET
#define setsoftclock() ssir |= SIR_CLOCK
1994-05-07 10:26:03 +04:00
/*
* CTL_MACHDEP definitions.
*/
#define CPU_CONSDEV 1 /* dev_t: console terminal device */
#define CPU_MAXID 2 /* number of valid machdep ids */
1994-05-23 10:21:18 +04:00
#define CTL_MACHDEP_NAMES { \
1994-05-07 10:26:03 +04:00
{ 0, 0 }, \
{ "console_device", CTLTYPE_STRUCT }, \
}
#ifdef _KERNEL
/*
* Associate HP 9000/300 models with CPU/MMU combinations.
*/
/*
* HP 68020-based computers. HP320 and HP350 have an HP MMU.
* HP330 has a Motorola MMU.
*/
#if (defined(HP320) || defined(HP330) || defined(HP350))
#ifndef M68020
#define M68020
#endif /* ! M68020 */
#if defined(HP330) && !defined(M68K_MMU_MOTOROLA)
#define M68K_MMU_MOTOROLA
#endif /* HP330 && ! M68K_MMU_MOTOROLA */
#if (defined(HP320) || defined(HP350)) && !defined(M68K_MMU_HP)
#define M68K_MMU_HP /* include cheezy VAC support */
#endif /* (HP320 || HP350) && ! M68K_MMU_HP */
#endif /* HP320 || HP330 || HP350 */
/*
* HP 68030-based computers. HP375 includes support for the
* 345, 400t, and 400s.
*/
#if (defined(HP340) || defined(HP360) || defined(HP370) || defined(HP375))
#ifndef M68030
#define M68030
#endif /* ! M68030 */
#ifndef M68K_MMU_MOTOROLA
#define M68K_MMU_MOTOROLA
#endif /* ! M68K_MMU_MOTOROLA */
#endif /* HP340 || HP360 || HP370 || HP375 */
/*
* HP 68040-based computers. HP380 includes support for the
* 425t, 425s, and 433s.
*/
#if defined(HP380)
#ifndef M68040
#define M68040
#endif /* ! M68040 */
#ifndef M68K_MMU_MOTOROLA
#define M68K_MMU_MOTOROLA
#endif /* ! M68K_MMU_MOTOROLA */
#endif /* HP380 */
#endif /* _KERNEL */
/*
* The rest of this should probably be moved to ../hp300/hp300cpu.h,
* although some of it could probably be put into generic 68k headers.
*/
/* values for machineid */
#define HP_320 0 /* 16Mhz 68020+HP MMU+16K external cache */
#define HP_330 1 /* 16Mhz 68020+68851 MMU */
#define HP_350 2 /* 25Mhz 68020+HP MMU+32K external cache */
#define HP_360 3 /* 25Mhz 68030 */
#define HP_370 4 /* 33Mhz 68030+64K external cache */
#define HP_340 5 /* 16Mhz 68030 */
#define HP_375 6 /* 50Mhz 68030+32K external cache */
1994-05-23 10:21:18 +04:00
#define HP_380 7 /* 25Mhz 68040 */
#define HP_433 8 /* 33Mhz 68040 */
1995-03-28 22:13:48 +04:00
#ifdef _KERNEL
extern int machineid; /* CPU model */
extern int cpuspeed; /* CPU speed, in MHz */
extern char *intiobase, *intiolimit;
extern void (*vectab[]) __P((void));
1994-05-23 10:21:18 +04:00
struct frame;
/* locore.s functions */
void doboot __P((void))
__attribute__((__noreturn__));
void ecacheon __P((void));
void ecacheoff __P((void));
/* machdep.c functions */
int badaddr __P((caddr_t));
int badbaddr __P((caddr_t));
void regdump __P((struct frame *, int));
1994-05-23 10:21:18 +04:00
/* what is this supposed to do? i.e. how is it different than startrtclock? */
#define enablertclock()
#endif
/* physical memory sections */
#define ROMBASE (0x00000000)
#define INTIOBASE (0x00400000)
#define INTIOTOP (0x00600000)
#define EXTIOBASE (0x00600000)
#define EXTIOTOP (0x20000000)
#define MAXADDR (0xFFFFF000)
/*
* Internal IO space:
*
* Ranges from 0x400000 to 0x600000 (IIOMAPSIZE).
*
* Internal IO space is mapped in the kernel from ``intiobase'' to
* ``intiolimit'' (defined in locore.s). Since it is always mapped,
* conversion between physical and kernel virtual addresses is easy.
*/
#define ISIIOVA(va) \
((char *)(va) >= intiobase && (char *)(va) < intiolimit)
#define IIOV(pa) ((int)(pa)-INTIOBASE+(int)intiobase)
#define IIOP(va) ((int)(va)-(int)intiobase+INTIOBASE)
#define IIOPOFF(pa) ((int)(pa)-INTIOBASE)
#define IIOMAPSIZE btoc(INTIOTOP-INTIOBASE) /* 2mb */
/*
* External IO space:
*
* DIO ranges from select codes 0-63 at physical addresses given by:
* 0x600000 + (sc - 32) * 0x10000
* DIO cards are addressed in the range 0-31 [0x600000-0x800000) for
* their control space and the remaining areas, [0x200000-0x400000) and
* [0x800000-0x1000000), are for additional space required by a card;
* e.g. a display framebuffer.
*
* DIO-II ranges from select codes 132-255 at physical addresses given by:
* 0x1000000 + (sc - 132) * 0x400000
* The address range of DIO-II space is thus [0x1000000-0x20000000).
*
* DIO/DIO-II space is too large to map in its entirety, instead devices
* are mapped into kernel virtual address space allocated from a range
* of EIOMAPSIZE pages (vmparam.h) starting at ``extiobase''.
*/
#define DIOBASE (0x600000)
#define DIOTOP (0x1000000)
#define DIOCSIZE (0x10000)
#define DIOIIBASE (0x01000000)
#define DIOIITOP (0x20000000)
#define DIOIICSIZE (0x00400000)
/*
* HP MMU
*/
#define MMUBASE IIOPOFF(0x5F4000)
#define MMUSSTP 0x0
#define MMUUSTP 0x4
#define MMUTBINVAL 0x8
#define MMUSTAT 0xC
#define MMUCMD MMUSTAT
#define MMU_UMEN 0x0001 /* enable user mapping */
#define MMU_SMEN 0x0002 /* enable supervisor mapping */
#define MMU_CEN 0x0004 /* enable data cache */
#define MMU_BERR 0x0008 /* bus error */
#define MMU_IEN 0x0020 /* enable instruction cache */
#define MMU_FPE 0x0040 /* enable 68881 FP coprocessor */
#define MMU_WPF 0x2000 /* write protect fault */
#define MMU_PF 0x4000 /* page fault */
#define MMU_PTF 0x8000 /* page table fault */
#define MMU_FAULT (MMU_PTF|MMU_PF|MMU_WPF|MMU_BERR)
#define MMU_ENAB (MMU_UMEN|MMU_SMEN|MMU_IEN|MMU_FPE)
#endif /* _HP300_CPU_H_ */