1998-03-08 21:56:08 +03:00
|
|
|
/* $NetBSD: sereg.h,v 1.4 1998/03/08 18:56:08 gwr Exp $ */
|
1997-10-17 07:39:44 +04:00
|
|
|
|
|
|
|
/*-
|
|
|
|
* Copyright (c) 1997 The NetBSD Foundation, Inc.
|
|
|
|
* All rights reserved.
|
|
|
|
*
|
|
|
|
* This code is derived from software contributed to The NetBSD Foundation
|
|
|
|
* by Gordon W. Ross.
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
* modification, are permitted provided that the following conditions
|
|
|
|
* are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright
|
|
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
|
|
* documentation and/or other materials provided with the distribution.
|
|
|
|
* 3. All advertising materials mentioning features or use of this software
|
|
|
|
* must display the following acknowledgement:
|
|
|
|
* This product includes software developed by the NetBSD
|
|
|
|
* Foundation, Inc. and its contributors.
|
|
|
|
* 4. Neither the name of The NetBSD Foundation nor the names of its
|
|
|
|
* contributors may be used to endorse or promote products derived
|
|
|
|
* from this software without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
|
|
|
|
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
|
|
|
|
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
|
|
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
|
|
|
|
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Sun3/E SCSI/Ethernet board. This is a VME board with some memory,
|
|
|
|
* an Intel Ether, and an NCR5380 SCSI with a cheap DMA engine.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*****************************************************************
|
|
|
|
* Register definitions for the SCSI portion.
|
1997-10-25 22:04:20 +04:00
|
|
|
* (size=0x20)
|
1997-10-17 07:39:44 +04:00
|
|
|
*/
|
|
|
|
struct se_regs {
|
|
|
|
u_char ncrregs[8];
|
|
|
|
u_short unused1;
|
|
|
|
u_short dma_addr; /* DMA offset register */
|
|
|
|
u_short unused2;
|
|
|
|
u_short dma_cntr; /* DMA count down register */
|
1997-10-25 22:04:20 +04:00
|
|
|
u_short unused3[5];
|
1997-10-17 07:39:44 +04:00
|
|
|
u_short se_csr; /* control/status register */
|
1997-12-08 22:17:12 +03:00
|
|
|
u_short unused4;
|
|
|
|
u_short se_ivec; /* interrupt vector */
|
1997-10-17 07:39:44 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* SCSI Control and Status Register.
|
|
|
|
* Note:
|
|
|
|
* (ro) indicates bit is read only.
|
|
|
|
* (rw) indicates bit is read or write.
|
|
|
|
*/
|
|
|
|
#define SE_CSR_SBC_IP 0x0200 /* (ro) sbc interrupt pending */
|
|
|
|
#define SE_CSR_SEND 0x0008 /* (rw) dma dir, 1=to device */
|
|
|
|
#define SE_CSR_INTR_EN 0x0004 /* (rw) interrupts enable */
|
|
|
|
#define SE_CSR_VCC 0x0002 /* (ro) power signal to the chip */
|
|
|
|
#define SE_CSR_SCSI_RES 0x0001 /* (rw) reset sbc and udc, 0=reset */
|
|
|
|
|
|
|
|
|
|
|
|
/*****************************************************************
|
1998-03-08 21:56:08 +03:00
|
|
|
* Register definitions for the Ethernet portion.
|
1997-10-25 22:04:20 +04:00
|
|
|
* (size=0x100)
|
1997-10-17 07:39:44 +04:00
|
|
|
*/
|
|
|
|
struct ie_regs {
|
|
|
|
u_short ie_pad0;
|
|
|
|
u_short ie_csr;
|
1997-12-08 22:17:12 +03:00
|
|
|
u_short ie_pad1[7];
|
|
|
|
u_short ie_ivec; /* interrupt vector */
|
1997-10-17 07:39:44 +04:00
|
|
|
u_short ie_pad3[128-10];
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Ether Control and Status Register.
|
|
|
|
*/
|
|
|
|
#define IE_CSR_RESET 0x8000 /* board reset */
|
|
|
|
#define IE_CSR_NOLOOP 0x4000 /* loopback disable */
|
|
|
|
#define IE_CSR_ATTEN 0x2000 /* channel attention */
|
|
|
|
#define IE_CSR_IENAB 0x1000 /* interrupt enable */
|
|
|
|
#define IE_CSR_IPEND 0x0100 /* interrupt pending */
|
|
|
|
|
|
|
|
|
|
|
|
/*****************************************************************
|
|
|
|
* Register definitions for the entire SCSI/Ethernet board.
|
1997-10-25 22:04:20 +04:00
|
|
|
* I had the impression that there were overlaps in this map,
|
|
|
|
* which was the reason for existence of the "sebuf" driver.
|
|
|
|
* Now it looks like the "sebuf" driver was unnecessary. XXX
|
1997-10-17 07:39:44 +04:00
|
|
|
*/
|
|
|
|
|
1997-10-25 22:04:20 +04:00
|
|
|
#define SE_NCRBUFSIZE 0x10000
|
|
|
|
#define SE_IEBUFSIZE 0x20000
|
1997-10-17 07:39:44 +04:00
|
|
|
struct sebuf_regs {
|
|
|
|
char se_scsi_buf[SE_NCRBUFSIZE];
|
|
|
|
struct se_regs se_scsi_regs;
|
1997-10-25 22:04:20 +04:00
|
|
|
char se_pad[0x10000 - 0x120];
|
1997-10-17 07:39:44 +04:00
|
|
|
struct ie_regs se_eth_regs;
|
1997-10-25 22:04:20 +04:00
|
|
|
char se_eth_buf[SE_IEBUFSIZE];
|
1997-10-17 07:39:44 +04:00
|
|
|
}; /* 128KB total */
|