1996-05-16 01:06:18 +04:00
|
|
|
#
|
1999-01-31 00:54:49 +03:00
|
|
|
# $NetBSD: netbsd060sp.S,v 1.5 1999/01/30 21:54:49 is Exp $
|
1996-05-16 01:06:18 +04:00
|
|
|
#
|
|
|
|
#~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
|
|
|
# MOTOROLA MICROPROCESSOR & MEMORY TECHNOLOGY GROUP
|
|
|
|
# M68000 Hi-Performance Microprocessor Division
|
|
|
|
# M68060 Software Package Production Release
|
|
|
|
#
|
|
|
|
# M68060 Software Package Copyright (C) 1993, 1994, 1995, 1996 Motorola Inc.
|
|
|
|
# All rights reserved.
|
|
|
|
#
|
|
|
|
# THE SOFTWARE is provided on an "AS IS" basis and without warranty.
|
|
|
|
# To the maximum extent permitted by applicable law,
|
|
|
|
# MOTOROLA DISCLAIMS ALL WARRANTIES WHETHER EXPRESS OR IMPLIED,
|
|
|
|
# INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
|
|
|
|
# FOR A PARTICULAR PURPOSE and any warranty against infringement with
|
|
|
|
# regard to the SOFTWARE (INCLUDING ANY MODIFIED VERSIONS THEREOF)
|
|
|
|
# and any accompanying written materials.
|
|
|
|
#
|
|
|
|
# To the maximum extent permitted by applicable law,
|
|
|
|
# IN NO EVENT SHALL MOTOROLA BE LIABLE FOR ANY DAMAGES WHATSOEVER
|
|
|
|
# (INCLUDING WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS,
|
|
|
|
# BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR OTHER PECUNIARY LOSS)
|
|
|
|
# ARISING OF THE USE OR INABILITY TO USE THE SOFTWARE.
|
|
|
|
#
|
|
|
|
# Motorola assumes no responsibility for the maintenance and support
|
|
|
|
# of the SOFTWARE.
|
|
|
|
#
|
|
|
|
# You are hereby granted a copyright license to use, modify, and distribute the
|
|
|
|
# SOFTWARE so long as this entire notice is retained without alteration
|
|
|
|
# in any modified and/or redistributed versions, and that such modified
|
|
|
|
# versions are clearly identified as such.
|
|
|
|
# No licenses are granted by implication, estoppel or otherwise under any
|
|
|
|
# patents or trademarks of Motorola, Inc.
|
|
|
|
#~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
|
|
|
|
#
|
|
|
|
# Derived from:
|
|
|
|
# os.s
|
|
|
|
#
|
|
|
|
# This file contains:
|
|
|
|
# - example "Call-Out"s required by both the ISP and FPSP.
|
|
|
|
#
|
|
|
|
|
|
|
|
#
|
|
|
|
# make the copyright notice appear in the binary:
|
|
|
|
#
|
|
|
|
.include "copyright.S"
|
|
|
|
|
|
|
|
#################################
|
|
|
|
# EXAMPLE CALL-OUTS #
|
|
|
|
# #
|
|
|
|
# _060_dmem_write() #
|
|
|
|
# _060_dmem_read() #
|
|
|
|
# _060_imem_read() #
|
|
|
|
# _060_dmem_read_byte() #
|
|
|
|
# _060_dmem_read_word() #
|
|
|
|
# _060_dmem_read_long() #
|
|
|
|
# _060_imem_read_word() #
|
|
|
|
# _060_imem_read_long() #
|
|
|
|
# _060_dmem_write_byte() #
|
|
|
|
# _060_dmem_write_word() #
|
|
|
|
# _060_dmem_write_long() #
|
|
|
|
# #
|
|
|
|
# _060_real_trace() #
|
|
|
|
# _060_real_access() #
|
|
|
|
#################################
|
|
|
|
|
|
|
|
#
|
|
|
|
# Each IO routine checks to see if the memory write/read is to/from user
|
|
|
|
# or supervisor application space. The examples below use simple "move"
|
|
|
|
# instructions for supervisor mode applications and call _copyin()/_copyout()
|
|
|
|
# for user mode applications.
|
|
|
|
# When installing the 060SP, the _copyin()/_copyout() equivalents for a
|
|
|
|
# given operating system should be substituted.
|
|
|
|
#
|
|
|
|
# The addresses within the 060SP are guaranteed to be on the stack.
|
|
|
|
# The result is that Unix processes are allowed to sleep as a consequence
|
|
|
|
# of a page fault during a _copyout.
|
|
|
|
#
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_dmem_write():
|
|
|
|
#
|
|
|
|
# Writes to data memory while in supervisor mode.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - supervisor source address
|
|
|
|
# a1 - user destination address
|
|
|
|
# d0 - number of bytes to write
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_dmem_write
|
|
|
|
_060_dmem_write:
|
1997-06-27 02:28:42 +04:00
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
1996-05-16 01:06:18 +04:00
|
|
|
beqs user_write
|
|
|
|
super_write:
|
1997-06-27 02:28:42 +04:00
|
|
|
moveb a0@+,a1@+ |# copy 1 byte
|
1996-05-16 01:06:18 +04:00
|
|
|
subql #0x1,d0 |# decr byte counter
|
1997-06-27 02:28:42 +04:00
|
|
|
bnes super_write |# quit if ctr = 0
|
1996-05-16 01:06:18 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
rts
|
|
|
|
user_write:
|
|
|
|
movel d0,sp@- |# pass: counter
|
|
|
|
movel a1,sp@- |# pass: user dst
|
|
|
|
movel a0,sp@- |# pass: supervisor src
|
1997-06-27 02:28:42 +04:00
|
|
|
bsrl _copyout |# write byte to user mem
|
1996-05-16 01:06:18 +04:00
|
|
|
movel d0,d1 |# return success
|
|
|
|
addl #0xc,sp |# clear 3 lw params
|
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_imem_read(), _060_dmem_read():
|
|
|
|
#
|
|
|
|
# Reads from data/instruction memory while in supervisor mode.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user source address
|
|
|
|
# a1 - supervisor destination address
|
|
|
|
# d0 - number of bytes to read
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_imem_read
|
|
|
|
.global _060_dmem_read
|
|
|
|
_060_imem_read:
|
|
|
|
_060_dmem_read:
|
1997-06-27 02:28:42 +04:00
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
1996-05-16 01:06:18 +04:00
|
|
|
beqs user_read
|
|
|
|
super_read:
|
1997-06-27 02:28:42 +04:00
|
|
|
moveb a0@+,a1@+ |# copy 1 byte
|
1996-05-16 01:06:18 +04:00
|
|
|
subql #0x1,d0 |# decr byte counter
|
1997-06-27 02:28:42 +04:00
|
|
|
bnes super_read |# quit if ctr = 0
|
1996-05-16 01:06:18 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
rts
|
|
|
|
user_read:
|
|
|
|
movel d0,sp@- |# pass: counter
|
|
|
|
movel a1,sp@- |# pass: super dst
|
|
|
|
movel a0,sp@- |# pass: user src
|
|
|
|
bsrl _copyin |# read byte from user mem
|
|
|
|
movel d0,d1 |# return success
|
|
|
|
addl #0xc,sp |# clear 3 lw params
|
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_dmem_read_byte():
|
|
|
|
#
|
|
|
|
# Read a data byte from user memory.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user source address
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d0 - data byte in d0
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_dmem_read_byte
|
|
|
|
_060_dmem_read_byte:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
clrl d0 |# clear whole longword
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmrbs |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrbu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsb a0@,d0
|
|
|
|
bra Lfdone
|
|
|
|
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrbs:
|
1997-09-28 16:57:57 +04:00
|
|
|
moveb a0@,d0 |# fetch super byte
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_imem_read_word():
|
|
|
|
# Read an instruction word from user memory.
|
|
|
|
#
|
|
|
|
# _060_dmem_read_word():
|
|
|
|
# Read a data word from user memory.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user source address
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d0 - data word in d0
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_imem_read_word
|
|
|
|
.global _060_dmem_read_word
|
|
|
|
|
|
|
|
_060_imem_read_word:
|
|
|
|
_060_dmem_read_word:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
clrl d0 |# clear whole longword
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmrws |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrwu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsw a0@,d0
|
|
|
|
bra Lfdone
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrws:
|
1997-09-28 16:57:57 +04:00
|
|
|
movew a0@,d0 |# fetch super word
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_imem_read_long():
|
|
|
|
# Read an instruction longword from user memory.
|
|
|
|
#
|
|
|
|
# _060_dmem_read_long():
|
|
|
|
# Read an data longword from user memory.
|
|
|
|
#
|
|
|
|
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user source address
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d0 - data longword in d0
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
|
|
|
|
.global _060_dmem_read_long
|
|
|
|
.global _060_imem_read_long
|
|
|
|
|
|
|
|
_060_imem_read_long:
|
|
|
|
_060_dmem_read_long:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmrls |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrlu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsl a0@,d0
|
|
|
|
bra Lfdone
|
1996-05-16 01:06:18 +04:00
|
|
|
dmrls:
|
1997-09-28 16:57:57 +04:00
|
|
|
movel a0@,d0 |# fetch super longword
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_dmem_write_byte():
|
|
|
|
#
|
|
|
|
# Write a data byte to user memory.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user destination address
|
|
|
|
# d0 - data byte in d0
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_dmem_write_byte
|
|
|
|
_060_dmem_write_byte:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmwbs |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwbu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsb d0,a0@
|
|
|
|
bra Lfdone
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwbs:
|
1997-09-28 16:57:57 +04:00
|
|
|
moveb d0,a0@ |# store super byte
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_dmem_write_word():
|
|
|
|
#
|
|
|
|
# Write a data word to user memory.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user destination address
|
|
|
|
# d0 - data word in d0
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_dmem_write_word
|
|
|
|
_060_dmem_write_word:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmwws |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwwu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsw d0,a0@
|
|
|
|
bra Lfdone
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwws:
|
1997-09-28 16:57:57 +04:00
|
|
|
movew d0,a0@ |# store super word
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_dmem_write_long():
|
|
|
|
#
|
|
|
|
# Write a data longword to user memory.
|
|
|
|
#
|
|
|
|
# INPUTS:
|
|
|
|
# a0 - user destination address
|
|
|
|
# d0 - data longword in d0
|
|
|
|
# a6@(0x4),bit5 - 1 = supervisor mode, 0 = user mode
|
|
|
|
# OUTPUTS:
|
|
|
|
# d1 - 0 = success, !0 = failure
|
|
|
|
#
|
|
|
|
.global _060_dmem_write_long
|
|
|
|
_060_dmem_write_long:
|
1997-09-28 16:57:57 +04:00
|
|
|
clrl d1 |# return success
|
|
|
|
btst #0x5,a6@(0x4) |# check for supervisor state
|
|
|
|
bnes dmwls |# supervisor
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwlu:
|
1997-09-28 16:57:57 +04:00
|
|
|
movl _curpcb,a1 | fault handler
|
|
|
|
movl #Lferr,a1@(64) | set it
|
|
|
|
movsl d0,a0@
|
|
|
|
bra Lfdone
|
1996-05-16 01:06:18 +04:00
|
|
|
dmwls:
|
1997-09-28 16:57:57 +04:00
|
|
|
movel d0,a0@ |# store super longword
|
|
|
|
rts
|
|
|
|
|
|
|
|
############################################################################
|
|
|
|
Lferr:
|
|
|
|
moveq #-1,d1
|
|
|
|
Lfdone:
|
|
|
|
clrl a1@(64) | clear fault handler
|
1996-05-16 01:06:18 +04:00
|
|
|
rts
|
|
|
|
|
|
|
|
############################################################################
|
|
|
|
|
|
|
|
#
|
|
|
|
# _060_real_trace():
|
|
|
|
#
|
|
|
|
# This is the exit point for the 060FPSP when an instruction is being traced
|
|
|
|
# and there are no other higher priority exceptions pending for this instruction
|
|
|
|
# or they have already been processed.
|
|
|
|
#
|
|
|
|
# The sample code below simply executes an "rte".
|
|
|
|
#
|
1997-06-28 03:32:09 +04:00
|
|
|
.global _060_real_trace,_trace
|
1996-05-16 01:06:18 +04:00
|
|
|
_060_real_trace:
|
1997-06-28 03:32:09 +04:00
|
|
|
jra _trace
|
1996-05-16 01:06:18 +04:00
|
|
|
|
|
|
|
#
|
|
|
|
# _060_real_access():
|
|
|
|
#
|
|
|
|
# This is the exit point for the 060FPSP when an access error exception
|
|
|
|
# is encountered. The routine below should point to the operating system
|
|
|
|
# handler for access error exceptions. The exception stack frame is an
|
|
|
|
# 8-word access error frame.
|
|
|
|
#
|
1997-06-27 02:28:42 +04:00
|
|
|
# We jump directly to the 68060 buserr handler.
|
|
|
|
# If we had a sane ld, we could use use that entry point directly...
|
1996-05-16 01:06:18 +04:00
|
|
|
#
|
1997-06-27 02:28:42 +04:00
|
|
|
.globl _060_real_access,_buserr60
|
1996-05-16 01:06:18 +04:00
|
|
|
_060_real_access:
|
1997-06-27 02:28:42 +04:00
|
|
|
jra _buserr60
|
1996-05-16 01:06:18 +04:00
|
|
|
|
|
|
|
.include "inetbsd.S"
|
|
|
|
.include "fnetbsd.S"
|